aboutsummaryrefslogtreecommitdiffstats
path: root/lib/cpus/aarch64
Commit message (Expand)AuthorAgeFilesLines
* rainier: remove cpu workaround for errata 1542419Manoj Kumar2021-02-051-89/+1
* Workaround for Cortex N1 erratum 1946160johpow012021-01-131-1/+64
* Workaround for Cortex A78 erratum 1951500johpow012021-01-131-0/+60
* Workaround for Cortex A78 erratum 1941498johpow012021-01-121-2/+36
* Workaround for Cortex A76 erratum 1946160johpow012020-12-181-0/+61
* Add support for Neoverse-N2 CPUs.Javier Almansa Sobrino2020-11-303-16/+138
* Revert workaround for A77 erratum 1800714johpow012020-11-121-35/+0
* Revert workaround for A76 erratum 1800710johpow012020-11-121-35/+0
* Workaround for Cortex A77 erratum 1925769johpow012020-10-071-0/+35
* Merge changes from topics "rename-herculesae-a78ae", "rename-zeus-v1" into in...Madhukar Pappireddy2020-10-062-45/+45
|\
| * Rename Neoverse Zeus to Neoverse V1Jimmy Brisson2020-10-051-24/+24
| * Rename Cortex Hercules AE to Cortex 78 AEJimmy Brisson2020-10-051-21/+21
* | Workaround for Cortex A76 erratum 1868343johpow012020-10-031-40/+52
|/
* Merge "Workaround for Cortex A77 erratum 1508412" into integrationMadhukar Pappireddy2020-09-291-0/+70
|\
| * Workaround for Cortex A77 erratum 1508412laurenw-arm2020-09-251-0/+70
* | Merge changes I1ecbe5a1,Ib5945c37,Ic6b79648 into integrationManish Pandey2020-09-291-0/+218
|\ \
| * | lib/cpus: add support for Morello Rainier CPUsManoj Kumar2020-09-281-0/+218
| |/
* / arm_fpga: Add support for unknown MPIDsJavier Almansa Sobrino2020-09-252-10/+129
|/
* Workaround for Neoverse N1 erratum 1868343johpow012020-09-101-0/+38
* Merge "lib: cpu: Check SCU presence in DSU before accessing DSU registers" in...Manish Pandey2020-09-032-10/+41
|\
| * lib: cpu: Check SCU presence in DSU before accessing DSU registersPramod Kumar2020-09-022-10/+41
* | cpus: denver: skip DCO enable/disable for recent SKUsVarun Wadekar2020-08-311-4/+14
* | lib: cpus: denver: add MIDR PN9 variantHemant Nigam2020-08-311-0/+1
* | cpus: denver: introduce macro to declare cpu_opsVarun Wadekar2020-08-311-62/+19
* | lib: cpus: sanity check pointers before useVarun Wadekar2020-08-241-0/+24
|/
* lib/cpus: Report AT speculative erratum workaroundManish V Badarkhe2020-08-185-4/+82
* lib: cpus: denver: add some MIDR valuesAlex Van Brunt2020-08-081-0/+28
* lib: cpus: denver: mark exception vectors as privateVarun Wadekar2020-08-081-2/+0
* Revert workaround for Neoverse N1 erratum 1800710johpow012020-07-231-35/+0
* Workaround for Neoverse N1 erratum 1800710johpow012020-06-251-0/+35
* Workaround for Cortex A77 erratum 1800714johpow012020-06-251-2/+61
* Workaround for Cortex A76 erratum 1800710johpow012020-06-221-0/+35
* Workaround for Cortex A76 erratum 1791580johpow012020-06-221-0/+33
* cpus: denver: disable cycle counter when event counting is prohibitedVarun Wadekar2020-06-091-0/+7
* Rename Cortex-Hercules to Cortex-A78Jimmy Brisson2020-06-012-45/+45
* Rename Cortex Hercules Files to Cortex A78Jimmy Brisson2020-06-011-2/+2
* cpus: denver: fixup register used to store return addressKalyani Chidambaram2020-03-091-4/+4
* Merge "Add Matterhorn CPU lib" into integrationjoanna.farley2020-02-211-0/+77
|\
| * Add Matterhorn CPU libJimmy Brisson2020-02-181-0/+77
* | Merge "Add CPULib for Klein Core" into integrationjoanna.farley2020-02-211-0/+77
|\|
| * Add CPULib for Klein CoreJimmy Brisson2020-02-181-0/+77
* | cpus: higher performance non-cacheable load forwardingVarun Wadekar2020-02-201-0/+12
|/
* Neovers N1: added support to update presence of External LLCManish Pandey2020-01-271-0/+7
* Prevent speculative execution past ERETAnthony Steinhauser2020-01-223-6/+6
* Workaround for Hercules erratum 1688305Madhukar Pappireddy2019-12-231-11/+54
* Fix white space errors + remove #if definedlaurenw-arm2019-10-241-7/+5
* Merge "Neoverse N1 Errata Workaround 1542419" into integrationSoby Mathew2019-10-072-1/+105
|\
| * Neoverse N1 Errata Workaround 1542419laurenw-arm2019-10-042-1/+105
* | Introducing support for Cortex-A65AEImre Kis2019-10-031-0/+81
* | Introducing support for Cortex-A65Imre Kis2019-10-021-0/+81
|/