aboutsummaryrefslogtreecommitdiffstats
path: root/plat/nvidia/tegra/include
Commit message (Expand)AuthorAgeFilesLines
* Remove deprecated macro from TF-A codeManish V Badarkhe2020-10-122-6/+6
* Merge changes from topic "ehf_common" into integrationManish Pandey2020-09-181-0/+3
|\
| * plat: tegra: Use generic ehf definesSandeep Tripathy2020-09-101-0/+3
* | Tegra: platform specific BL31_SIZEanzhou2020-08-315-1/+20
* | Tegra: add platform specific 'runtime_setup' handlerKalyani Chidambaram Vaidyanathan2020-08-311-0/+1
* | Tegra194: remove unused tegra_mc_defs headerVarun Wadekar2020-08-271-685/+0
* | Tegra: memctrl: platform setup handler functionsVarun Wadekar2020-08-273-132/+131
* | Tegra194: ras: split up RAS error clear SMC call.David Pu2020-08-271-1/+1
* | Tegra: sip: add VPR resize enabled checkAnthony Zhou2020-08-274-0/+8
* | Tegra194: add redundancy checks for MMIO writesAnthony Zhou2020-08-271-0/+3
* | Tegra194: verify firewall settings before resource useKalyani Chidambaram Vaidyanathan2020-08-271-0/+22
|/
* Tegra: smmu: add smmu_verify functionVarun Wadekar2020-08-242-0/+3
* Tegra: print GICC registers conditionallyVarun Wadekar2020-08-241-1/+3
* Tegra: platform: add function to check t194 chipDavid Pu2020-08-181-0/+2
* Tegra: common: make plat_psci_ops routines staticDavid Pu2020-08-181-13/+0
* Tegra: memctrl: remove unused TZRAM setup functionVarun Wadekar2020-08-081-1/+1
* Tegra194: ras: verbose prints for SErrorsDavid Pu2020-06-121-0/+3
* Tegra194: SiP: clear RAS corrected error recordsVarun Wadekar2020-06-121-0/+1
* Tegra194: add RAS exception handlingDavid Pu2020-06-123-1/+266
* Tegra: enable SDEI handlingVarun Wadekar2020-05-201-0/+34
* Tegra: introduce support for SMCCC_ARCH_SOC_IDVarun Wadekar2020-05-121-0/+7
* Tegra: enable EHF for watchdog timer interruptsVarun Wadekar2020-04-011-0/+5
* Tegra194: move cluster and CPU counter to header file.Anthony Zhou2020-03-212-1/+7
* Tegra: memctrl_v2: remove support to secure TZSRAMVarun Wadekar2020-03-211-2/+1
* Tegra: remove circular dependency with common_def.hVarun Wadekar2020-03-211-0/+7
* Tegra: include missing stdbool.hVarun Wadekar2020-03-211-0/+3
* Tegra: remove support for SEPARATE_CODE_AND_RODATA=0Kalyani Chidambaram2020-03-211-0/+8
* Tegra186: system resume from TZSRAM memoryVarun Wadekar2020-03-181-4/+1
* Tegra186: disable PROGRAMMABLE_RESET_ADDRESSVarun Wadekar2020-03-181-1/+0
* Tegra194: enable dual execution for EL2 and EL3Kalyani Chidambaram2020-03-181-0/+2
* Tegra210: support for secure physical timerVarun Wadekar2020-03-111-0/+5
* Tegra: smmu: export handlers to read/write SMMU registersVarun Wadekar2020-03-111-1/+56
* Tegra: smmu: remove context save sequencePritesh Raithatha2020-03-116-821/+51
* Tegra: bpmp: fixup TEGRA_CLK_SE values for Tegra186/Tegra194Varun Wadekar2020-03-113-5/+12
* Tegra194: add SE support to generate SHA256 of TZRAMJeetesh Burman2020-03-111-0/+8
* Tegra194: store TZDRAM base/size to scratch registersJeetesh Burman2020-03-111-0/+2
* Tegra186: add SE support to generate SHA256 of TZRAMJeetesh Burman2020-03-092-1/+12
* Tegra186: add support for bpmp_ipc driverJeetesh Burman2020-03-091-0/+15
* Tegra210: SE: add context save supportHarvey Hsieh2020-03-091-0/+3
* Tegra210: update the PMC blacklisted registerskalyani chidambaram2020-03-091-11/+22
* spe: Use generic console_t data structureAndre Przywara2020-02-251-6/+1
* Tegra: handler to check support for System SuspendVarun Wadekar2020-02-201-0/+2
* Tegra: platform handler to relocate BL32 imageVarun Wadekar2020-02-201-0/+1
* Tegra: remove weakly defined PSCI platform handlersVarun Wadekar2020-01-311-0/+2
* Tegra: per-SoC DRAM base valuesVarun Wadekar2020-01-315-6/+27
* Tegra194: enable driver for general purpose DMA engineVarun Wadekar2020-01-231-0/+7
* Tegra194: organize the memory/mmio map to make it linearVarun Wadekar2020-01-231-16/+16
* Tegra194: support for boot params wider than 32-bitsSteven Kao2020-01-231-2/+9
* Tegra194: memctrl: set reorder depth limit for PCIE blocksPuneet Saxena2020-01-231-0/+12
* Tegra194: memctrl: update mss reprogramming as HW PROD settingsPuneet Saxena2020-01-231-3/+20
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-15 10:59:54 +0000