aboutsummaryrefslogtreecommitdiffstats
path: root/include/arch/aarch64/arch.h
Commit message (Expand)AuthorAgeFilesLines
* Define registers for FEAT_RNG supportTomas Pilar2021-01-151-0/+4
* Add support for FEAT_MTPMU for Armv8.6Javier Almansa Sobrino2020-12-111-0/+7
* Merge "Aarch64: Add support for FEAT_PANx extensions" into integrationManish Pandey2020-12-031-2/+57
|\
| * Aarch64: Add support for FEAT_PANx extensionsAlexei Fedorov2020-11-301-2/+57
* | Aarch64: Add support for FEAT_MTE3Alexei Fedorov2020-12-021-3/+11
|/
* Increase type widths to satisfy width requirementsJimmy Brisson2020-10-121-22/+22
* TF-A AMU extension: fix detection of group 1 counters.Alexei Fedorov2020-08-101-1/+6
* Prevent RAS register access from lower ELsVarun Wadekar2020-06-121-0/+1
* Enable ARMv8.6-ECV Self-Synch when booting to EL2Jimmy Brisson2020-06-021-0/+7
* Enable ARMv8.6-FGT when booting to EL2Jimmy Brisson2020-06-021-0/+6
* TF-A: Fix wrong register read for MPAM extensionAlexei Fedorov2020-05-261-0/+3
* Enable v8.6 WFE trap delaysjohpow012020-05-191-0/+9
* Implement workaround for AT speculative behaviourManish V Badarkhe2020-05-141-0/+1
* Provide a hint to power controller for DSU cluster power downMadhukar Pappireddy2020-04-151-0/+10
* Fix MISRA C issues in BL1/BL2/BL31John Powell2020-04-031-2/+2
* Fix crash dump for lower ELAlexei Fedorov2020-03-061-1/+5
* SPMD: Adds partially supported EL2 registers.Max Shvetsov2020-03-031-4/+3
* SPMD: save/restore EL2 system registers.Max Shvetsov2020-03-021-0/+27
* Tegra: delay_timer: support for physical secure timerVarun Wadekar2020-02-201-0/+5
* S-EL2 Support: Check for AArch64Artsem Artsemenka2019-12-061-1/+1
* Add support for enabling S-EL2Achin Gupta2019-12-061-0/+3
* Merge changes from topic "jc/mte_enable" into integrationSoby Mathew2019-09-121-0/+8
|\
| * Enable MTE support in both secure and non-secure worldsJustin Chadwell2019-09-091-0/+8
* | Add UBSAN support and handlersJustin Chadwell2019-09-111-0/+3
|/
* Merge "AArch64: Disable Secure Cycle Counter" into integrationPaul Beesley2019-08-231-12/+18
|\
| * AArch64: Disable Secure Cycle CounterAlexei Fedorov2019-08-211-12/+18
* | FVP_Base_AEMv8A platform: Fix cache maintenance operationsAlexei Fedorov2019-08-161-0/+1
|/
* Merge changes from topic "jts/spsr" into integrationSoby Mathew2019-07-251-7/+12
|\
| * SSBS: init SPSR register with default SSBS valueJohn Tsichritzis2019-07-241-7/+12
* | Merge "Enable MTE support unilaterally for Normal World" into integrationSoby Mathew2019-07-231-0/+8
|\ \ | |/ |/|
| * Enable MTE support unilaterally for Normal WorldSoby Mathew2019-07-121-0/+8
* | Aarch64: Fix SCTLR bit definitionsAlexei Fedorov2019-07-101-1/+3
|/
* arch: add some defines for generic timer registersYann Gautier2019-06-171-0/+1
* Add support for Branch Target IdentificationAlexei Fedorov2019-05-241-4/+8
* SPM: Move shim layer to TTBR1_EL1Antonio Nino Diaz2019-04-031-0/+23
* Apply variant 4 mitigation for Neoverse N1John Tsichritzis2019-03-141-0/+5
* Merge pull request #1845 from ambroise-arm/av/errataAntonio Niño Díaz2019-03-011-0/+4
|\
| * Cortex-A53: Workarounds for 819472, 824069 and 827319Ambroise Vincent2019-02-281-0/+4
* | Merge pull request #1846 from loumay-arm/lm/mpamAntonio Niño Díaz2019-03-011-0/+4
|\ \
| * | MPAM: enable MPAM EL2 trapsLouis Mayencourt2019-02-281-0/+4
| |/
* | Merge pull request #1839 from loumay-arm/lm/a7x_errataAntonio Niño Díaz2019-02-281-0/+1
|\ \ | |/ |/|
| * Add workaround for errata 764081 of Cortex-A75Louis Mayencourt2019-02-261-0/+1
* | Add ARMv8.3-PAuth registers to CPU contextAntonio Nino Diaz2019-02-271-13/+16
* | Disable processor Cycle Counting in Secure stateAntonio Nino Diaz2019-02-181-9/+10
|/
* lib/xlat_tables: Add support for ARMv8.4-TTSTSathees Balya2019-01-301-0/+5
* xlat v2: Dynamically detect need for CnP bitAntonio Nino Diaz2019-01-111-5/+10
* Sanitise includes across codebaseAntonio Nino Diaz2019-01-041-1/+1
* Reorganize architecture-dependent header filesAntonio Nino Diaz2019-01-041-0/+823
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-14 03:57:58 +0000