aboutsummaryrefslogtreecommitdiffstats
path: root/bl32/tsp/aarch64
Commit message (Expand)AuthorAgeFilesLines
* TSP: Fix GCC 11.0.0 compilation error.Alexei Fedorov2020-11-131-11/+2
* Increase type widths to satisfy width requirementsJimmy Brisson2020-10-121-1/+1
* TSP: add PIE supportMasahiro Yamada2020-01-241-1/+21
* Prevent speculative execution past ERETAnthony Steinhauser2020-01-221-2/+2
* Refactor ARMv8.3 Pointer Authentication support codeAlexei Fedorov2019-09-131-12/+12
* Add support for Branch Target IdentificationAlexei Fedorov2019-05-241-2/+8
* Apply stricter speculative load restrictionJohn Tsichritzis2019-03-121-1/+3
* TSP: Enable pointer authentication supportAntonio Nino Diaz2019-02-271-5/+14
* Sanitise includes across codebaseAntonio Nino Diaz2019-01-043-6/+6
* Add end_vector_entry assembler macroRoberto Vargas2018-07-111-16/+16
* TSP: Enable cache along with MMUJeenu Viswambharan2018-06-271-31/+3
* Merge pull request #1054 from jwerner-chromium/JW_crash_x30davidcunado-arm2017-08-221-14/+14
|\
| * Fix x30 reporting for unhandled exceptionsJulius Werner2017-08-211-14/+14
* | Add new alignment parameter to func assembler macroJulius Werner2017-08-151-4/+1
|/
* Merge pull request #925 from dp-arm/dp/spdxdavidcunado-arm2017-05-043-75/+3
|\
| * Use SPDX license identifiersdp-arm2017-05-033-75/+3
* | Update terminology: standard SMC to yielding SMCDavid Cunado2017-04-261-8/+8
|/
* Add support for GCC stack protectionDouglas Raillard2017-03-311-0/+9
* Simplify translation tables headers dependenciesAntonio Nino Diaz2017-03-081-1/+1
* Introduce unified API to zero memoryDouglas Raillard2017-02-061-3/+3
* Abort preempted TSP STD SMC after PSCI CPU suspendDouglas Raillard2016-12-231-0/+28
* Define and use no_ret macro where no return is expectedJeenu Viswambharan2016-12-052-18/+18
* Introduce some helper macros for exception vectorsSandrine Bailleux2016-05-261-43/+23
* Remove all non-configurable dead loopsAntonio Nino Diaz2016-03-142-27/+26
* TSP: Allow preemption of synchronous S-EL1 interrupt handlingSoby Mathew2015-12-091-12/+27
* Enable use of FIQs and IRQs as TSP interruptsSoby Mathew2015-12-042-50/+49
* Unify interrupt return paths from TSP into the TSPDSoby Mathew2015-12-041-1/+1
* Make generic code work in presence of system cachesAchin Gupta2015-09-141-0/+14
* PSCI: Migrate SPDs and TSP to the new platform and framework APISoby Mathew2015-08-131-5/+3
* Add support to indicate size and end of assembly functionsKévin Petit2015-04-082-0/+12
* Remove coherent memory from the BL memory mapsSoby Mathew2015-01-221-0/+2
* Add support for PSCI SYSTEM_OFF and SYSTEM_RESET APIsJuan Castillo2014-08-191-0/+24
* Merge pull request #189 from achingupta/ag/tf-issues#153Dan Handley2014-08-192-0/+18
|\
| * Unmask SError interrupt and clear SCR_EL3.EA bitAchin Gupta2014-08-152-0/+18
* | Clarify platform porting interface to TSPDan Handley2014-08-191-2/+2
* | Move TSP private declarations into separate headerDan Handley2014-08-141-0/+1
|/
* Call platform_is_primary_cpu() only from reset handlerJuan Castillo2014-08-011-10/+0
* Simplify management of SCTLR_EL3 and SCTLR_EL1Achin Gupta2014-07-281-4/+8
* Remove coherent stack usage from the warm boot pathAchin Gupta2014-07-191-10/+33
* Remove coherent stack usage from the cold boot pathAchin Gupta2014-07-191-11/+6
* Add enable mmu platform porting interfacesDan Handley2014-05-231-1/+1
* Use a vector table for TSP entrypointsAndrew Thoelke2014-05-231-7/+16
* Non-Secure Interrupt support during Standard SMC processing in TSPSoby Mathew2014-05-232-2/+26
* Add support for asynchronous FIQ handling in TSPAchin Gupta2014-05-222-2/+202
* Add support for synchronous FIQ handling in TSPAchin Gupta2014-05-221-0/+69
* Rework memory information passing to BL3-x imagesVikram Kanigiri2014-05-221-12/+0
* fvp: Provide per-EL MMU setup functionsSandrine Bailleux2014-05-091-1/+1
* Reduce deep nesting of header filesDan Handley2014-05-062-3/+2
* Place assembler functions in separate sectionsAndrew Thoelke2014-03-262-11/+9
* Rework arithmetic operations in Test Secure PayloadAchin Gupta2014-02-201-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-14 19:42:26 +0000