aboutsummaryrefslogtreecommitdiffstats
path: root/gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c
diff options
context:
space:
mode:
authorAndrew Hsieh <andrewhsieh@google.com>2012-11-08 09:43:39 -0800
committerAndrew Hsieh <andrewhsieh@google.com>2012-11-08 09:43:39 -0800
commit3c56f697e112c79fb5457538fdc373e348beca24 (patch)
tree91987aa2182421ebead7f3bc3e14ae0effd4ba88 /gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c
parent8add91f46171be1526e9b37fffcdb7683ad27d77 (diff)
downloadtoolchain_gcc-3c56f697e112c79fb5457538fdc373e348beca24.tar.gz
toolchain_gcc-3c56f697e112c79fb5457538fdc373e348beca24.tar.bz2
toolchain_gcc-3c56f697e112c79fb5457538fdc373e348beca24.zip
Initial checkin of unmodified gcc-5666.3.tar.gz
This is the source to build gcc-4.2 for MacOSX gcc version 4.2.1 (Apple Inc. build 5666) (dot 3) http://opensource.apple.com/tarballs/gcc/gcc-5666.3.tar.gz Change-Id: I69540223f018e9d07f861fca04bd3833fc138f8b
Diffstat (limited to 'gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c')
-rw-r--r--gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c64
1 files changed, 64 insertions, 0 deletions
diff --git a/gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c b/gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c
new file mode 100644
index 000000000..98fcc8f53
--- /dev/null
+++ b/gcc-4.2.1-5666.3/gcc/config/arm/_fixunsdfdi.c
@@ -0,0 +1,64 @@
+/* APPLE LOCAL file 5316398 improved float/double -> int64 functions */
+#include <stdint.h>
+
+uint64_t
+__fixunsdfdi (double x)
+{
+ union { double d; uint64_t u; uint32_t u32[2]; } u = {x};
+ uint32_t hi = u.u >> 32;
+ uint32_t lo;
+
+ /* Early out for the common case: +0 <= x < 0x1.0p32 */
+ if (__builtin_expect (hi < 0x41f00000U, 1))
+ return (uint64_t) ((uint32_t) x);
+
+ /* 0x1.0p32 <= x < 0x1.0p64 */
+ if (__builtin_expect (hi < 0x43f00000U, 1))
+ {
+ /* if x < 0x1.0p52 */
+ if (__builtin_expect (hi < 0x43400000U, 1))
+ {
+ if (__builtin_expect (hi < 0x43300000U, 1))
+ {
+ uint32_t shift = (1023 + 52) - (hi >> 20);
+ uint32_t unitBit = 1U << shift;
+ uint32_t fractMask = unitBit - 1;
+ u.u32[0] = lo = (uint32_t) u.u & ~fractMask;
+ x -= u.d;
+ hi &= 0x000FFFFFU;
+ hi |= 0x00100000U;
+ lo = (lo >> shift) | (hi << (32 - shift));
+ /* (int32_t) x is always zero here. This sets the inexact
+ flag. */
+ hi = (hi >> shift) + (int32_t) x;
+ }
+ else
+ {
+ u.u &= 0x000FFFFFFFFFFFFFULL;
+ u.u |= 0x0010000000000000ULL;
+ return u.u;
+ }
+ }
+ else
+ {
+ uint32_t shift = (hi >> 20) - (1023 + 52);
+ hi &= 0x000FFFFFU;
+ lo = u.u;
+ hi |= 0x00100000U;
+
+ hi = (hi << shift) | (lo >> (32 - shift));
+ lo = lo << shift;
+ }
+
+ /* return the result; */
+ return ((uint64_t) hi << 32) | lo;
+ }
+
+ /* x <= -0 or x >= 0x1.0p64 or x is NaN. set invalid as necessary.
+ Pin according to ARM rules. */
+ hi = x;
+
+ /* promote to 64-bits */
+ lo = (hi << 1) | (hi & 1);
+ return ((uint64_t) hi << 32) | lo;
+}