summaryrefslogtreecommitdiffstats
path: root/binutils-2.25/include/gdb/sim-m32c.h
diff options
context:
space:
mode:
Diffstat (limited to 'binutils-2.25/include/gdb/sim-m32c.h')
-rw-r--r--binutils-2.25/include/gdb/sim-m32c.h62
1 files changed, 62 insertions, 0 deletions
diff --git a/binutils-2.25/include/gdb/sim-m32c.h b/binutils-2.25/include/gdb/sim-m32c.h
new file mode 100644
index 00000000..963ae047
--- /dev/null
+++ b/binutils-2.25/include/gdb/sim-m32c.h
@@ -0,0 +1,62 @@
+/* This file defines the interface between the m32c simulator and gdb.
+ Copyright (C) 2005-2013 Free Software Foundation, Inc.
+
+ This file is part of GDB.
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License as published by
+ the Free Software Foundation; either version 3 of the License, or
+ (at your option) any later version.
+
+ This program is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ GNU General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program. If not, see <http://www.gnu.org/licenses/>. */
+
+#ifndef SIM_M32C_H
+#define SIM_M32C_H
+
+enum m32c_sim_reg {
+ m32c_sim_reg_r0_bank0,
+ m32c_sim_reg_r1_bank0,
+ m32c_sim_reg_r2_bank0,
+ m32c_sim_reg_r3_bank0,
+ m32c_sim_reg_a0_bank0,
+ m32c_sim_reg_a1_bank0,
+ m32c_sim_reg_fb_bank0,
+ m32c_sim_reg_sb_bank0,
+ m32c_sim_reg_r0_bank1,
+ m32c_sim_reg_r1_bank1,
+ m32c_sim_reg_r2_bank1,
+ m32c_sim_reg_r3_bank1,
+ m32c_sim_reg_a0_bank1,
+ m32c_sim_reg_a1_bank1,
+ m32c_sim_reg_fb_bank1,
+ m32c_sim_reg_sb_bank1,
+ m32c_sim_reg_usp,
+ m32c_sim_reg_isp,
+ m32c_sim_reg_pc,
+ m32c_sim_reg_intb,
+ m32c_sim_reg_flg,
+ m32c_sim_reg_svf,
+ m32c_sim_reg_svp,
+ m32c_sim_reg_vct,
+ m32c_sim_reg_dmd0,
+ m32c_sim_reg_dmd1,
+ m32c_sim_reg_dct0,
+ m32c_sim_reg_dct1,
+ m32c_sim_reg_drc0,
+ m32c_sim_reg_drc1,
+ m32c_sim_reg_dma0,
+ m32c_sim_reg_dma1,
+ m32c_sim_reg_dsa0,
+ m32c_sim_reg_dsa1,
+ m32c_sim_reg_dra0,
+ m32c_sim_reg_dra1,
+ m32c_sim_reg_num_regs
+};
+
+#endif /* SIM_M32C_H */