aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86Instr64bit.td
Commit message (Expand)AuthorAgeFilesLines
* MOV64rm should be marked isReMaterializable.Evan Cheng2009-11-171-1/+1
* Do not infer the target type for COPY_TO_REGCLASS from dest regclass, this wo...Anton Korobeynikov2009-11-021-10/+10
* Initial x86 support for BlockAddresses.Dan Gohman2009-10-301-0/+9
* Rename usesCustomDAGSchedInserter to usesCustomInserter, and update aDan Gohman2009-10-291-1/+1
* remove strings from instructions who are never asmprinted.Chris Lattner2009-10-191-14/+7
* Fix PR5247, "lock addq" pattern (and other atomics), it DOES modify EFLAGS.Torok Edwin2009-10-191-1/+2
* Add support for using the FLAGS result of or, xor, and and instructionsDan Gohman2009-09-181-0/+96
* Added RCL and RCR (rotate left and right with aSean Callanan2009-09-181-0/+33
* Added the LODS (load byte into register, usuallySean Callanan2009-09-161-0/+4
* Added the LAR (load segment access rights)Sean Callanan2009-09-161-0/+8
* Added an alternate form of register-register CMPSean Callanan2009-09-161-0/+2
* Added the definitions for one-bit left shifts toSean Callanan2009-09-161-2/+4
* Updated comments per Eli's suggestion.Sean Callanan2009-09-151-1/+2
* Added register-to-register ADD instructions to theSean Callanan2009-09-151-0/+5
* Added a new register class for segment registersSean Callanan2009-09-151-0/+10
* On x86-64, the 32-bit cmov doesn't actually clear the high 32-bit ofDan Gohman2009-09-151-3/+5
* Added CMPS (string comparison) instructions for allSean Callanan2009-09-121-0/+2
* Added SCAS instructions in their 8, 16, 32, andSean Callanan2009-09-121-0/+2
* Added ADC, SUB, SBB, and OR instructions that operateSean Callanan2009-09-111-0/+13
* Added XOR instructions for rAX and immediates ofSean Callanan2009-09-101-0/+4
* Added MOV instructions between rAX and memory offsets,Sean Callanan2009-09-101-0/+9
* Added a variety of PUSH and POP instructions, includingSean Callanan2009-09-101-2/+8
* Add a -disable-16bit flag and associated support for experimenting withDan Gohman2009-09-031-0/+12
* Added opaque 32-, 48-, and 80-bit memory operand types to the X86Sean Callanan2009-09-031-0/+5
* Fixed the asmstrings for 8-bit, 16-bit, and 32-bit ADD %rAX, imm instructions.Sean Callanan2009-09-021-0/+10
* Added TEST %rAX, $imm instructions to the Intel tables. These are required f...Sean Callanan2009-09-011-0/+2
* Don't use INSERT_SUBREG to model anyext operations on x86-64, as itDan Gohman2009-08-261-23/+20
* X86/AsmParser: Mark MOV64GSrm, MOV64FSrm, GS_MOV32rm, FS_MOV32rm as codegen o...Daniel Dunbar2009-08-111-2/+2
* move some 32-bit instrs to x86instrinfo.tdChris Lattner2009-08-111-8/+0
* llvm-mc/AsmParser: Disambiguate i64i8imm.Daniel Dunbar2009-08-101-1/+3
* llvm-mc/AsmMatcher: Change assembler parser match classes to their own recordDaniel Dunbar2009-08-101-2/+2
* Extend comment on ParserMatchClass .td field, and add some missingDaniel Dunbar2009-08-091-0/+2
* Do not generate 32-bit call on win64 when imm does not fitAnton Korobeynikov2009-08-071-2/+2
* We need to sext global addresses in kernel code model, not zextAnton Korobeynikov2009-08-061-8/+19
* Enable the new no-SP register classes by default. This is to addressDan Gohman2009-08-051-2/+2
* Major calling convention code refactoring.Dan Gohman2009-08-051-16/+0
* Unbreak Win64 CC. Step one: honour register save area, fix some alignment and...Anton Korobeynikov2009-08-031-5/+34
* Resync lea32addr and lea64addr.Dan Gohman2009-08-021-1/+1
* Optimize some common usage patterns of atomic built-ins __sync_add_and_fetch(...Evan Cheng2009-07-301-0/+32
* Add the following functions:Bill Wendling2009-07-211-0/+12
* use SUBREG_TO_REG instead of INSERT_SUBREG, this way the codeChris Lattner2009-07-161-1/+1
* reapply r75408, which eliminates MOV64r0 in favor of usingChris Lattner2009-07-141-7/+5
* Temporarily revert r75408. It appears to break the Apple-style builds:Bill Wendling2009-07-121-5/+7
* eliminate MOV64r0 in favor of a Pat<> pattern. This is only nontrivial becauseChris Lattner2009-07-121-7/+5
* fix x86-64 static codegen to materialize the address of a global with movl in...Chris Lattner2009-07-111-3/+15
* comment cleanup, reduce nesting.Chris Lattner2009-07-111-2/+4
* remove some dead patterns, WrapperRIP doesn't exist in -static modeChris Lattner2009-07-111-17/+0
* Reimplement rip-relative addressing in the X86-64 backend. The newChris Lattner2009-06-271-1/+22
* change TLS_ADDR lowering to lower to a real mem operand, instead of matching asChris Lattner2009-06-201-3/+6
* eliminate the "call" operand modifier from the asm descriptions, modelingChris Lattner2009-06-201-2/+10