aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMBaseInstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Two sets of changes. Sorry they are intermingled.Evan Cheng2010-11-031-38/+62
* When we look at instructions to convert to setting the 's' flag, we need to lookBill Wendling2010-11-011-4/+4
* Fix fpscr <-> GPR latency info.Evan Cheng2010-10-291-2/+9
* Avoiding overly aggressive latency scheduling. If the two nodes share anEvan Cheng2010-10-291-2/+7
* Re-commit 117518 and 117519 now that ARM MC test failures are out of the way.Evan Cheng2010-10-281-5/+67
* Revert 117518 and 117519 for now. They changed scheduling and cause MC tests ...Evan Cheng2010-10-281-67/+5
* - Assign load / store with shifter op address modes the right itinerary classes.Evan Cheng2010-10-281-5/+67
* Refactor ARM STR/STRB instruction patterns into STR{B}i12 and STR{B}rs, likeJim Grosbach2010-10-271-3/+4
* The immediate operands of an LDRi12 instruction doesn't need the addrmode2Jim Grosbach2010-10-271-2/+6
* LDRi12 machine instructions handle negative offset operands normally (simpleJim Grosbach2010-10-271-2/+9
* Split ARM::LDRB into LDRBi12 and LDRBrs. Adjust accordingly. Continuing onJim Grosbach2010-10-271-2/+2
* First part of refactoring ARM addrmode2 (load/store) instructions to be moreJim Grosbach2010-10-261-7/+14
* Use instruction itinerary to determine what instructions are 'cheap'.Evan Cheng2010-10-261-0/+15
* Move the remaining attribute macros to systematic names based on the attributeChandler Carruth2010-10-231-1/+1
* Latency between CPSR def and branch is zero.Evan Cheng2010-10-231-0/+6
* Re-enable register pressure aware machine licm with fixes. Hoist() may haveEvan Cheng2010-10-191-0/+20
* Revert r116781 "- Add a hook for target to determine whether an instruction defDaniel Dunbar2010-10-191-20/+0
* - Add a hook for target to determine whether an instruction def isEvan Cheng2010-10-191-0/+20
* Don't recompute MachineRegisterInfo in the Optimize* method.Bill Wendling2010-10-181-6/+6
* Check to make sure that the iterator isn't at the beginning of the basic blockBill Wendling2010-10-091-0/+4
* Code refactoring.Evan Cheng2010-10-071-104/+144
* Model operand cycles of vldm / vstm; also fixes scheduling itineraries of vld...Evan Cheng2010-10-071-8/+83
* Clean up MOVi32imm and t2MOVi32imm pseudo instruction definitions.Jim Grosbach2010-10-061-0/+3
* - Add TargetInstrInfo::getOperandLatency() to compute operand latencies. ThisEvan Cheng2010-10-061-0/+161
* fix MSVC 2010 build.Michael J. Spencer2010-10-051-1/+2
* Cleanup Whitespace.Michael J. Spencer2010-10-051-11/+11
* Thread the determination of branch prediction hit rates back through the if-c...Owen Anderson2010-10-011-4/+5
* Make the spelling of the flags for old-style if-conversion heuristics consist...Owen Anderson2010-10-011-4/+4
* Temporarily add a flag to make it easier to compare the new-style ARM ifOwen Anderson2010-09-301-0/+19
* improve heuristics to find the 'and' corresponding to 'tst' to also catch opp...Gabor Greif2010-09-291-8/+20
* Add a subtarget hook for reporting the misprediction penalty. Use this to pro...Owen Anderson2010-09-281-2/+4
* Part one of switching to using a more sane heuristic for determining if-conve...Owen Anderson2010-09-281-10/+24
* 80-col fixups.Eric Christopher2010-09-281-1/+2
* Fix r114632. Return if the only terminator is an unconditional branch after t...Evan Cheng2010-09-231-3/+5
* If there are multiple unconditional branches terminating a block, eliminate allEvan Cheng2010-09-231-1/+17
* OptimizeCompareInstr should avoid iterating pass the beginning of the MBB whe...Evan Cheng2010-09-211-1/+6
* Fix buglet when the TST instruction directly uses the AND result.Gabor Greif2010-09-211-5/+6
* Move the search for the appropriate AND instructionGabor Greif2010-09-211-18/+42
* convert targets to the new MF.getMachineMemOperand interface.Chris Lattner2010-09-211-4/+6
* Remember VLDMQ.Jakob Stoklund Olesen2010-09-151-0/+9
* Add missing break.Jakob Stoklund Olesen2010-09-151-0/+1
* Recognize VST1q64Pseudo and VSTMQ as stack slot stores.Jakob Stoklund Olesen2010-09-151-0/+22
* Reapply Gabor's 113839, 113840, and 113876 with a fix for a problemBob Wilson2010-09-151-0/+17
* the darwin9-powerpc buildbot keeps consistently crashing,Gabor Greif2010-09-151-16/+0
* Move ARM is{LoadFrom,StoreTo}StackSlot closer to their siblings so they won't beJakob Stoklund Olesen2010-09-151-78/+64
* Spelling fix.Bob Wilson2010-09-151-1/+1
* Use VLD1/VST1 pseudo instructions for loadRegFromStackSlot andBob Wilson2010-09-151-15/+9
* an attempt to salvage the darwin9-powerpc buildbot, which could be miscompili...Gabor Greif2010-09-141-1/+2
* Eliminate a 'tst' that immediately follows an 'and'Gabor Greif2010-09-141-0/+15
* Rename ConvertToSetZeroFlag to something more general.Bill Wendling2010-09-111-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-30 20:56:41 +0000