aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/MachineScheduler.cpp
Commit message (Expand)AuthorAgeFilesLines
* Pass LiveQueryResult by valueMatthias Braun2013-10-101-3/+5
* Comment typo.Andrew Trick2013-09-241-1/+1
* Allow subtarget selection of the default MachineScheduler and document the in...Andrew Trick2013-09-201-12/+22
* Rename ConvergingScheduler to GenericScheduler.Andrew Trick2013-09-191-63/+63
* Enable -misched-cyclicpath by default.Andrew Trick2013-09-091-1/+1
* mi-sched: smooth out the cyclicpath heuristic.Andrew Trick2013-09-091-1/+4
* mi-sched: cleanup register pressure update, remove a FIXME.Andrew Trick2013-09-061-19/+26
* mi-sched: improve regpressure tracing.Andrew Trick2013-09-061-2/+7
* mi-sched: print tree size in -view-misched-dagsAndrew Trick2013-09-061-1/+5
* mi-sched: register pressure update tracing.Andrew Trick2013-09-061-0/+4
* mi-sched: Reorder Cyclicpath (latency) and CriticalMax (pressure) heuristics.Andrew Trick2013-09-061-4/+4
* Added MachineSchedPolicy.Andrew Trick2013-09-061-35/+51
* mi-sched: Force bottom up scheduling for generic targets.Andrew Trick2013-09-041-3/+23
* comment typoAndrew Trick2013-09-041-1/+1
* Remove dead subtree limit code.Andrew Trick2013-09-041-9/+0
* -view-misched-dags, better pruning.Andrew Trick2013-09-041-1/+1
* mi-sched: DEBUG cleanup, call tracePick for unidirectional scheduling.Andrew Trick2013-09-041-0/+2
* 80 columnsAndrew Trick2013-09-041-2/+2
* mi-sched: Suppress register pressure tracking when the scheduling window is t...Andrew Trick2013-09-041-16/+29
* mi-sched: Load clustering is a bit to expensive to enable unconditionally.Andrew Trick2013-09-041-1/+1
* mi-sched: Reuse an invalid HazardRecognizer to save compile time.Andrew Trick2013-09-041-6/+14
* mi-sched: bypass heuristic checks when regpressure tracking is disabled.Andrew Trick2013-09-041-24/+29
* Added -misched-regpressure option.Andrew Trick2013-09-041-13/+31
* Fix my previous checkin to updatePressureDiffs.Andrew Trick2013-08-311-4/+19
* mi-sched: update PressureDiffs on-the-fly for liveness.Andrew Trick2013-08-301-5/+59
* mi-sched: improve the generic register pressure comparison.Andrew Trick2013-08-301-14/+12
* mi-sched: Precompute a PressureDiff for each instruction, adjust for liveness...Andrew Trick2013-08-301-27/+51
* comment typoAndrew Trick2013-08-301-1/+1
* Comment and revise the cyclic critical path code.Andrew Trick2013-08-291-13/+116
* Adds cyclic critical path computation and heuristics, temporarily disabled.Andrew Trick2013-08-231-21/+68
* mi-sched: Don't call MBB.size() in initSUnits. The driver already has instr c...Andrew Trick2013-08-231-5/+7
* Confusing comment typo.Andrew Trick2013-08-071-1/+1
* MI Sched: Track live-thru registers.Andrew Trick2013-07-301-2/+10
* MI Sched fix: assert "Disconnected LRG within the scheduling region."Andrew Trick2013-07-301-0/+6
* MI Sched: Register pressure heuristics.Andrew Trick2013-07-251-8/+32
* Dump LIS before regalloc. MI sched changes them.Andrew Trick2013-07-251-2/+2
* Fix uninitialized memory read found by MemorySanitizer: always set output par...Alexey Samsonov2013-07-191-1/+1
* MI Sched: Update the way resources are tracked so the current heuristics make...Andrew Trick2013-07-191-7/+5
* MI-Sched: cleanup DEBUG output.Andrew Trick2013-06-211-5/+6
* MI-Sched: Adjust regpressure limits for reserved regs.Andrew Trick2013-06-211-2/+3
* Give RegMax higher priority.Andrew Trick2013-06-171-9/+9
* Remove compareRPDelta.Andrew Trick2013-06-171-37/+0
* MI-Sched: Remove another heuristic that is sensitive to queue order.Andrew Trick2013-06-171-6/+0
* MI-Sched: Track multiple candidates with the same priority level.Andrew Trick2013-06-171-32/+25
* Missing NDEBUGs.Andrew Trick2013-06-151-0/+6
* MI-Sched: heuristics using the new latency and machine model.Andrew Trick2013-06-151-234/+330
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-151-13/+16
* MI-Sched: Rename IssueCount to CurrMOps.Andrew Trick2013-06-151-8/+8
* MI-Sched: Remove the temporary EnableCopyConstrain flag.Andrew Trick2013-06-151-7/+1
* MI-Sched: added tracking of dependent latency for better heuristics.Andrew Trick2013-06-151-13/+26