aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDuncan Sands <baldrick@free.fr>2011-07-01 12:01:00 +0000
committerDuncan Sands <baldrick@free.fr>2011-07-01 12:01:00 +0000
commited5bc470aab7097c30e5f881158112f7830472f3 (patch)
treecd851fd516f27c7fe92337d27a5460eeb142ded6
parent24e11afad266498ca447649b8522e01ac2073798 (diff)
downloadexternal_llvm-ed5bc470aab7097c30e5f881158112f7830472f3.tar.gz
external_llvm-ed5bc470aab7097c30e5f881158112f7830472f3.tar.bz2
external_llvm-ed5bc470aab7097c30e5f881158112f7830472f3.zip
Disable commit 134216 ("Add 134199 back, but disable the optimization when the second
copy is a kill") to see if it fixes the i386 dragonegg buildbot, which is timing out because gcc built with dragonegg is going into an infinite loop. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134237 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/CodeGen/RegisterCoalescer.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/lib/CodeGen/RegisterCoalescer.cpp b/lib/CodeGen/RegisterCoalescer.cpp
index 3b982d67e7..d5025b9e63 100644
--- a/lib/CodeGen/RegisterCoalescer.cpp
+++ b/lib/CodeGen/RegisterCoalescer.cpp
@@ -1203,6 +1203,7 @@ static bool RegistersDefinedFromSameValue(LiveIntervals &li,
VNInfo *VNI,
LiveRange *LR,
SmallVector<MachineInstr*, 8> &DupCopies) {
+ return false; // To see if this fixes the i386 dragonegg buildbot miscompile.
// FIXME: This is very conservative. For example, we don't handle
// physical registers.