aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-10-29 16:38:59 +0000
committerJim Grosbach <grosbach@apple.com>2010-10-29 16:38:59 +0000
commitda54c6dd4f4e54d654722390311bdab502badc3a (patch)
tree1a7916693e69da7f446c1722bce1832fa8aeb83e
parentcc11df0ee6011b3f21fd97d68e1e87bb4ad20185 (diff)
downloadexternal_llvm-da54c6dd4f4e54d654722390311bdab502badc3a.tar.gz
external_llvm-da54c6dd4f4e54d654722390311bdab502badc3a.tar.bz2
external_llvm-da54c6dd4f4e54d654722390311bdab502badc3a.zip
ARM addrmode5 instructions have neither writeback nor post-indexed modes.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117660 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/AsmParser/ARMAsmParser.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/Target/ARM/AsmParser/ARMAsmParser.cpp b/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
index b09dcd080f..857352bfea 100644
--- a/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
+++ b/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
@@ -236,9 +236,9 @@ public:
bool isMemMode5() const {
- // FIXME: Is this right? What about postindexed and Writeback?
if (!isMemory() || Mem.OffsetIsReg || Mem.OffsetRegShifted ||
- Mem.Preindexed || Mem.Negative)
+ Mem.Preindexed || Mem.Negative || Mem.Postindexed ||
+ Mem.Writeback)
return false;
return true;