diff options
author | Jim Grosbach <grosbach@apple.com> | 2011-08-09 21:22:41 +0000 |
---|---|---|
committer | Jim Grosbach <grosbach@apple.com> | 2011-08-09 21:22:41 +0000 |
commit | 6cd5716f611b1acb8f4ce02f6953fc68a29fc237 (patch) | |
tree | 0afe376ee0e8fcd04b11e5f3f43b1ecbcf7b03d3 | |
parent | e6afbabb637de11dd53b2983cdb3676db283565b (diff) | |
download | external_llvm-6cd5716f611b1acb8f4ce02f6953fc68a29fc237.tar.gz external_llvm-6cd5716f611b1acb8f4ce02f6953fc68a29fc237.tar.bz2 external_llvm-6cd5716f611b1acb8f4ce02f6953fc68a29fc237.zip |
ARM fix typo in pre-indexed store lowering.
rdar://9915869
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137148 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/ARM/ARMISelLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMISelLowering.cpp b/lib/Target/ARM/ARMISelLowering.cpp index b72467f16a..8e326cfa7c 100644 --- a/lib/Target/ARM/ARMISelLowering.cpp +++ b/lib/Target/ARM/ARMISelLowering.cpp @@ -5291,7 +5291,7 @@ ARMTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI, } case ARM::STRi_preidx: case ARM::STRBi_preidx: { - unsigned NewOpc = MI->getOpcode() == ARM::STRr_preidx ? + unsigned NewOpc = MI->getOpcode() == ARM::STRi_preidx ? ARM::STR_PRE_IMM : ARM::STRB_PRE_IMM; // Decode the offset. unsigned Offset = MI->getOperand(4).getImm(); |