aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-11-15 21:05:07 +0000
committerJim Grosbach <grosbach@apple.com>2009-11-15 21:05:07 +0000
commit6cb6788b79bcec64886880697fc69b82a296f671 (patch)
tree32b5d7d3ab29133cad379aef8eb03bc4a6fa058e
parentac57410a56dbe0eb944699b67f9d84cf986a127e (diff)
downloadexternal_llvm-6cb6788b79bcec64886880697fc69b82a296f671.tar.gz
external_llvm-6cb6788b79bcec64886880697fc69b82a296f671.tar.bz2
external_llvm-6cb6788b79bcec64886880697fc69b82a296f671.zip
set the def of the VLD1q64 properly
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@88873 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMBaseInstrInfo.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/lib/Target/ARM/ARMBaseInstrInfo.cpp b/lib/Target/ARM/ARMBaseInstrInfo.cpp
index 7925101d5a..19ffcf72ee 100644
--- a/lib/Target/ARM/ARMBaseInstrInfo.cpp
+++ b/lib/Target/ARM/ARMBaseInstrInfo.cpp
@@ -740,8 +740,7 @@ loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
// FIXME: Neon instructions should support predicates
if (Align >= 16
&& (getRegisterInfo().needsStackRealignment(MF))) {
- BuildMI(MBB, I, DL, get(ARM::VLD1q64))
- .addReg(DestReg)
+ BuildMI(MBB, I, DL, get(ARM::VLD1q64), DestReg)
.addFrameIndex(FI).addImm(0).addImm(0).addImm(128).addMemOperand(MMO);
} else {
BuildMI(MBB, I, DL, get(ARM::VLDRQ), DestReg).addFrameIndex(FI).addImm(0).