summaryrefslogtreecommitdiffstats
path: root/disassembler
Commit message (Expand)AuthorAgeFilesLines
* ART: Include cleanupAndreas Gampe2017-07-241-1/+1
* MIPS: Print register names instead of register numbers in disassemblerGoran Jakovljevic2017-07-103-11/+38
* MIPS64: Add min/max MSA instructionsGoran Jakovljevic2017-06-071-0/+6
* ART: Fix soong defaults orderAndreas Gampe2017-05-241-1/+1
* Merge "Min/max SIMDization support."Aart Bik2017-05-161-1/+65
|\
| * Min/max SIMDization support.Aart Bik2017-05-151-1/+65
* | MIPS64: Add ilvr.df MSA instructionsGoran Jakovljevic2017-05-111-0/+1
|/
* MIPS64: Add add_a.df, ave_s/u.df and aver_s/u.df MSA instructionsGoran Jakovljevic2017-04-211-0/+5
* Merge "SIMD pcmpgtb,w,d,q for x86/x86_64"Treehugger Robot2017-04-041-0/+32
|\
| * SIMD pcmpgtb,w,d,q for x86/x86_64Aart Bik2017-04-041-0/+32
* | Merge "MIPS64: Add ldi.df MSA instruction"Aart Bik2017-04-031-0/+15
|\ \ | |/ |/|
| * MIPS64: Add ldi.df MSA instructionGoran Jakovljevic2017-03-311-0/+15
* | SIMD pavgb,w for x86/x86_64Aart Bik2017-03-311-0/+16
|/
* Properly disassemble cmpeq for x86/x86_64Aart Bik2017-03-221-0/+18
* Revert "Revert "Introduce a number of MSA instructions for MIPS64""Goran Jakovljevic2017-03-171-0/+138
* Revert "Introduce a number of MSA instructions for MIPS64"Aart Bik2017-03-151-138/+0
* Introduce a number of MSA instructions for MIPS64Goran Jakovljevic2017-03-141-0/+138
* x86/string compression: Use TESTB instead of TESTL in String.charAt().Vladimir Marko2017-02-171-1/+1
* Added a few integral SIMD extensions for x86/x86_64 (SSE).Aart Bik2017-02-131-0/+16
* Merge "MIPS64: java.lang.String.getChars"Treehugger Robot2017-01-031-0/+5
|\
| * MIPS64: java.lang.String.getCharsChris Larsen2016-12-021-0/+5
* | MIPS64: Improve method invocation.Alexey Frunze2016-12-131-14/+23
|/
* ARM: VIXL32: Fix breaking changes from recent VIXL update.Scott Wakeling2016-11-251-22/+13
* MIPS32: Implement HSelectAlexey Frunze2016-10-201-0/+4
* ARM64: Update the disassembler after the VIXL update.Alexandre Rames2016-09-271-2/+2
* ARM: VIXL32: Implement a disassembler.Anton Kirilov2016-09-163-1897/+194
* ART: Remove libart from disassemblerAndreas Gampe2016-09-121-4/+2
* Convert more of art to Android.bpColin Cross2016-09-082-165/+58
* ART: Detach libart-disassembler from libartAndreas Gampe2016-09-087-18/+33
* Add build rules for statically linked oatdump on host.Roland Levillain2016-09-061-20/+69
* ART: Add thread offset printing hook to disassemblerAndreas Gampe2016-08-198-27/+23
* ARM64: VIXL: Support a newer version of VIXL.Artem Serov2016-08-121-2/+3
* ARM64: Use libvixld when compiling for debug mode.Alexandre Rames2016-08-111-2/+2
* Merge "ARM: Embed 0.0 in VCMP."Vladimir Marko2016-08-021-8/+2
|\
| * ARM: Embed 0.0 in VCMP.Vladimir Marko2016-08-021-8/+2
* | Merge "ART: Convert pointer size to enum"Treehugger Robot2016-08-024-7/+7
|\ \
| * | ART: Convert pointer size to enumAndreas Gampe2016-08-014-7/+7
| |/
* | Fixed bug in disassembly of roundss/roundsdAart Bik2016-08-011-2/+2
* | ART: remove gcc cruft from the makefilesColin Cross2016-07-281-2/+1
|/
* Merge "Fixes to build against new VIXL interface."Roland Levillain2016-07-183-36/+38
|\
| * Fixes to build against new VIXL interface.Scott Wakeling2016-07-153-36/+38
* | Merge "ART: disassembler_x86 doesn't recognize NOPs"Treehugger Robot2016-07-152-0/+33
|\ \ | |/ |/|
| * ART: disassembler_x86 doesn't recognize NOPsSerdjuk, Nikolay Y2016-01-212-0/+33
* | ARM: Shorter fast-path for read barrier field load.Vladimir Marko2016-07-121-84/+74
* | Merge "Have LOCAL_ASFLAGS honor debug/non-debug configuration."Roland Levillain2016-07-111-0/+2
|\ \
| * | Have LOCAL_ASFLAGS honor debug/non-debug configuration.Roland Levillain2016-07-041-0/+2
* | | MIPS32: Improve method invocationAlexey Frunze2016-07-011-1/+12
* | | Merge "MIPS32: Disassemble and test movf.fmt and movt.fmt (missed earlier)"Treehugger Robot2016-06-301-0/+2
|\ \ \ | |/ / |/| |
| * | MIPS32: Disassemble and test movf.fmt and movt.fmt (missed earlier)Alexey Frunze2016-06-301-0/+2
* | | ARM assembler support for VCNT and VPADDL.xueliang.zhong2016-06-281-0/+19
|/ /