summaryrefslogtreecommitdiffstats
path: root/common/arm/ihevc_intra_pred_luma_mode_18_34.s
blob: 438c0f56620fd9a4bae7cd505f69e09ed7e7926c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
@/*****************************************************************************
@*
@* Copyright (C) 2012 Ittiam Systems Pvt Ltd, Bangalore
@*
@* Licensed under the Apache License, Version 2.0 (the "License");
@* you may not use this file except in compliance with the License.
@* You may obtain a copy of the License at:
@*
@* http://www.apache.org/licenses/LICENSE-2.0
@*
@* Unless required by applicable law or agreed to in writing, software
@* distributed under the License is distributed on an "AS IS" BASIS,
@* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
@* See the License for the specific language governing permissions and
@* limitations under the License.
@*
@*****************************************************************************/
@/**
@*******************************************************************************
@* @file
@*  ihevc_intra_pred_luma_mode_18_34_neon.s
@*
@* @brief
@*  contains function definitions for intra prediction dc filtering.
@* functions are coded using neon  intrinsics and can be compiled using

@* rvct
@*
@* @author
@*  yogeswaran rs
@*
@* @par list of functions:
@*
@*
@* @remarks
@*  none
@*
@*******************************************************************************
@*/
@/**
@*******************************************************************************
@*
@* @brief
@*    luma intraprediction filter for dc input
@*
@* @par description:
@*
@* @param[in] pu1_ref
@*  uword8 pointer to the source
@*
@* @param[out] pu1_dst
@*  uword8 pointer to the destination
@*
@* @param[in] src_strd
@*  integer source stride
@*
@* @param[in] dst_strd
@*  integer destination stride
@*
@* @param[in] pi1_coeff
@*  word8 pointer to the planar coefficients
@*
@* @param[in] nt
@*  size of tranform block
@*
@* @param[in] mode
@*  type of filtering
@*
@* @returns
@*
@* @remarks
@*  none
@*
@*******************************************************************************
@*/

@void ihevc_intra_pred_luma_mode_18_34(uword8 *pu1_ref,
@                                      word32 src_strd,
@                                      uword8 *pu1_dst,
@                                      word32 dst_strd,
@                                      word32 nt,
@                                      word32 mode)
@
@**************variables vs registers*****************************************
@r0 => *pu1_ref
@r1 => src_strd
@r2 => *pu1_dst
@r3 => dst_strd

@stack contents from #40
@   nt
@   mode
@   pi1_coeff

.text
.align 4




.globl ihevc_intra_pred_luma_mode_18_34_a9q

.type ihevc_intra_pred_luma_mode_18_34_a9q, %function

ihevc_intra_pred_luma_mode_18_34_a9q:

    stmfd       sp!, {r4-r12, r14}          @stack stores the values of the arguments


    ldr         r4,[sp,#40]
    ldr         r5,[sp,#44]

    cmp         r4,#4
    beq         mode2_4

    mov         r11,r4
    mov         r12,r4
    sub         r14,r4,#8

    add         r0,r0,r4,lsl #1

    cmp         r5,#0x22
    mov         r10,r2

    add         r0,r0,#2
    subne       r0,r0,#2
    moveq       r6,#1
    movne       r6,#-1
    mov         r8,r0

prologue_cpy_32:

    vld1.8      {d0},[r8],r6
    lsr         r1, r4, #3
    vld1.8      {d1},[r8],r6
    mul         r1, r4, r1
    vld1.8      {d2},[r8],r6
    vld1.8      {d3},[r8],r6
    subs        r1,r1,#8
    vld1.8      {d4},[r8],r6
    vld1.8      {d5},[r8],r6
    vld1.8      {d6},[r8],r6

    vld1.8      {d7},[r8],r6


    beq         epilogue_mode2
    sub         r11,r11,#8

    cmp         r5,#0x22
    addne       r0,r0,#8
    movne       r8,r0
    bne         kernel_mode18
    @add        r8,r0,#8

kernel_mode2:
    vst1.8      {d0},[r10],r3
    vst1.8      {d1},[r10],r3
    subs        r12,r12,#8
    vst1.8      {d2},[r10],r3
    addne       r2,r2,#8
    vst1.8      {d3},[r10],r3

    vld1.8      {d0},[r8],r6
    vst1.8      {d4},[r10],r3

    vst1.8      {d5},[r10],r3
    vld1.8      {d1},[r8],r6
    vst1.8      {d6},[r10],r3
    vld1.8      {d2},[r8],r6
    vst1.8      {d7},[r10],r3

    vld1.8      {d3},[r8],r6
    subeq       r2,r10,r14
    vld1.8      {d4},[r8],r6
    mov         r10,r2
    vld1.8      {d5},[r8],r6
    moveq       r12,r4
    vld1.8      {d6},[r8],r6
    subs        r11,r11,#8

    vld1.8      {d7},[r8],r6

    addeq       r0,r0,#8
    moveq       r11,r4
    moveq       r8,r0

    subs        r1, r1, #8

    bne         kernel_mode2

    b           epilogue_mode2

kernel_mode18:
    vst1.8      {d0},[r10],r3
    vst1.8      {d1},[r10],r3
    subs        r12,r12,#8
    vst1.8      {d2},[r10],r3
    addne       r2,r2,#8
    vst1.8      {d3},[r10],r3

    vld1.8      {d0},[r8],r6
    vst1.8      {d4},[r10],r3

    vst1.8      {d5},[r10],r3
    vld1.8      {d1},[r8],r6

    vst1.8      {d6},[r10],r3
    vld1.8      {d2},[r8],r6
    vst1.8      {d7},[r10],r3

    vld1.8      {d3},[r8],r6
    subeq       r2,r10,r14
    vld1.8      {d4},[r8],r6
    mov         r10,r2
    vld1.8      {d5},[r8],r6
    moveq       r12,r4
    vld1.8      {d6},[r8],r6
    subs        r11,r11,#8
    vld1.8      {d7},[r8],r6

    addne       r0,r0,#8
    moveq       r11,r4
    subeq       r0,r8,r14
    subs        r1, r1, #8
    mov         r8,r0

    bne         kernel_mode18


epilogue_mode2:

    vst1.8      {d0},[r10],r3
    vst1.8      {d1},[r10],r3
    vst1.8      {d2},[r10],r3
    vst1.8      {d3},[r10],r3
    vst1.8      {d4},[r10],r3
    vst1.8      {d5},[r10],r3
    vst1.8      {d6},[r10],r3
    vst1.8      {d7},[r10],r3

    b           end_func

mode2_4:

    add         r0,r0,#10
    cmp         r5,#0x22
    subne       r0,r0,#2

    moveq       r8,#1
    movne       r8,#-1

    vld1.8      {d0},[r0],r8
    vst1.32     {d0[0]},[r2],r3

    vld1.8      {d0},[r0],r8
    vst1.32     {d0[0]},[r2],r3

    vld1.8      {d0},[r0],r8
    vst1.32     {d0[0]},[r2],r3

    vld1.8      {d0},[r0],r8
    vst1.32     {d0[0]},[r2],r3

end_func:
    ldmfd       sp!,{r4-r12,r15}            @reload the registers from sp