1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
/*
* Copyright (c) 2020, Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <arch.h>
#include <asm_macros.S>
#include <context.h>
#include <cpu_macros.S>
#include <cpuamu.h>
#include <rainier.h>
/* Hardware handled coherency */
#if HW_ASSISTED_COHERENCY == 0
#error "Rainier CPU must be compiled with HW_ASSISTED_COHERENCY enabled"
#endif
/* 64-bit only core */
#if CTX_INCLUDE_AARCH32_REGS == 1
#error "Rainier CPU supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
#endif
/* --------------------------------------------------
* Disable speculative loads if Rainier supports
* SSBS.
*
* Shall clobber: x0.
* --------------------------------------------------
*/
func rainier_disable_speculative_loads
/* Check if the PE implements SSBS */
mrs x0, id_aa64pfr1_el1
tst x0, #(ID_AA64PFR1_EL1_SSBS_MASK << ID_AA64PFR1_EL1_SSBS_SHIFT)
b.eq 1f
/* Disable speculative loads */
msr SSBS, xzr
1:
ret
endfunc rainier_disable_speculative_loads
func rainier_reset_func
mov x19, x30
bl rainier_disable_speculative_loads
/* Forces all cacheable atomic instructions to be near */
mrs x0, RAINIER_CPUACTLR2_EL1
orr x0, x0, #RAINIER_CPUACTLR2_EL1_BIT_2
msr RAINIER_CPUACTLR2_EL1, x0
isb
bl cpu_get_rev_var
mov x18, x0
#if ENABLE_AMU
/* Make sure accesses from EL0/EL1 and EL2 are not trapped to EL3 */
mrs x0, actlr_el3
orr x0, x0, #RAINIER_ACTLR_AMEN_BIT
msr actlr_el3, x0
/* Make sure accesses from EL0/EL1 are not trapped to EL2 */
mrs x0, actlr_el2
orr x0, x0, #RAINIER_ACTLR_AMEN_BIT
msr actlr_el2, x0
/* Enable group0 counters */
mov x0, #RAINIER_AMU_GROUP0_MASK
msr CPUAMCNTENSET_EL0, x0
#endif
isb
ret x19
endfunc rainier_reset_func
/* ---------------------------------------------
* HW will do the cache maintenance while powering down
* ---------------------------------------------
*/
func rainier_core_pwr_dwn
/* ---------------------------------------------
* Enable CPU power down bit in power control register
* ---------------------------------------------
*/
mrs x0, RAINIER_CPUPWRCTLR_EL1
orr x0, x0, #RAINIER_CORE_PWRDN_EN_MASK
msr RAINIER_CPUPWRCTLR_EL1, x0
isb
ret
endfunc rainier_core_pwr_dwn
#if REPORT_ERRATA
/*
* Errata printing function for Rainier. Must follow AAPCS.
*/
func rainier_errata_report
stp x8, x30, [sp, #-16]!
bl cpu_get_rev_var
mov x8, x0
ldp x8, x30, [sp], #16
ret
endfunc rainier_errata_report
#endif
/* ---------------------------------------------
* This function provides Rainier specific
* register information for crash reporting.
* It needs to return with x6 pointing to
* a list of register names in ascii and
* x8 - x15 having values of registers to be
* reported.
* ---------------------------------------------
*/
.section .rodata.rainier_regs, "aS"
rainier_regs: /* The ascii list of register names to be reported */
.asciz "cpuectlr_el1", ""
func rainier_cpu_reg_dump
adr x6, rainier_regs
mrs x8, RAINIER_CPUECTLR_EL1
ret
endfunc rainier_cpu_reg_dump
declare_cpu_ops rainier, RAINIER_MIDR, \
rainier_reset_func, \
rainier_core_pwr_dwn
|
