fdts/fvp-base-gicv3-psci-aarch32-1t.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

/*
 * Copyright (c) 2019-2020, Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/* Configuration: max 4 clusters with up to 4 CPUs with 1 thread per each */

/dts-v1/;

#define	AFF	00
#define	REG_32

#include "fvp-defs.dtsi"
#include "fvp-base-gicv3-psci-aarch32-common.dtsi"