aboutsummaryrefslogtreecommitdiffstats
path: root/plat/renesas
Commit message (Expand)AuthorAgeFilesLines
* Remove unneeded include paths in PLAT_INCLUDESAntonio Nino Diaz2019-02-011-2/+1
* rcar_gen3: plat: Add missing cpu_on_check() implementationMarek Vasut2019-01-291-1/+1
* rcar_gen3: plat: Allow E3 auto-detectionMarek Vasut2019-01-291-2/+8
* rcar_gen3: plat: Drop unused macroMarek Vasut2019-01-291-2/+0
* Revert "rcar_gen3: plat: Enable programmable CPU reset address"Marek Vasut2019-01-291-1/+1
* rcar_gen3: plat: update renesas version to 2.0.0Marek Vasut2019-01-081-1/+1
* rcar_gen3: drivers: pwrc: Switch to common delay implementationMarek Vasut2019-01-081-0/+1
* rcar_gen3: drivers: delay: Rewrite from assembler to CMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Add generic timer initMarek Vasut2019-01-081-0/+53
* rcar_gen3: drivers: cpld: Move rcar_cpld_reset_cpu() into headerMarek Vasut2019-01-082-4/+2
* rcar_gen3: plat: Dump EL3 interrupt error registersMarek Vasut2019-01-082-24/+26
* rcar_gen3: plat: Enable programmable CPU reset addressMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Disable IPMMU PV0 cache on E3Marek Vasut2019-01-082-0/+3
* rcar_gen3: plat: Add E3 rev. 1.1 supportMarek Vasut2019-01-081-1/+2
* rcar_gen3: plat: Add missing platform auto-detection nameMarek Vasut2019-01-081-0/+2
* rcar_gen3: plat: Clean up rcar_pwrc_code_copy_to_system_ram()Marek Vasut2019-01-082-4/+2
* rcar_gen3: plat: Fix BL2 size checkMarek Vasut2019-01-083-6/+6
* rcar_gen3: plat: Staticize memory mapsMarek Vasut2019-01-081-3/+3
* rcar_gen3: plat: Function cleanupMarek Vasut2019-01-082-2/+2
* rcar_gen3: plat: Fix cache line sizeMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Disable SVEMarek Vasut2019-01-081-0/+1
* rcar_gen3: plat: Add missing dependency to rcar_srecordMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Rename H3 labelMarek Vasut2019-01-081-2/+2
* Sanitise includes across codebaseAntonio Nino Diaz2019-01-0417-71/+93
* plat: rcar: Move FDT from x3 to x1Marek Vasut2018-12-131-1/+1
* plat: rcar: Generate FCNL reserved memory nodeMarek Vasut2018-12-061-4/+77
* plat: rcar: Generate platform compatible stringMarek Vasut2018-12-061-0/+73
* plat: rcar: Pass DTB with DRAM layout from BL2 to next stagesMarek Vasut2018-12-063-1/+95
* plat: rcar: Use array in the DRAM size reportingMarek Vasut2018-12-061-16/+41
* plat: rcar: Print DRAM configuration after initMarek Vasut2018-12-061-3/+3
* plat: rcar: Fill in memory information for M3W, M3NMarek Vasut2018-12-061-4/+16
* plat: rcar: Drop H3 v3.0 check on DRAM debug printMarek Vasut2018-12-061-5/+4
* plat: rcar: Add E3 1GBx4 debug printMarek Vasut2018-12-061-0/+3
* plat: rcar: Move DRAM layout print to separate functionMarek Vasut2018-12-061-26/+38
* rcar-gen3: control RPC hyper-flash accessJorge Ramirez-Ortiz2018-11-202-3/+14
* Standardise header guards across codebaseAntonio Nino Diaz2018-11-088-24/+24
* rcar_gen3: E3 target: fix compilation issuesldts2018-11-061-1/+2
* plat: rcar: support plat_crash_console_flushldts2018-11-061-0/+10
* rcar_gen3: drivers: stagingJorge Ramirez-Ortiz2018-10-171-5/+5
* rcar-gen3: initial commit for the rcar-gen3 boardsJorge Ramirez-Ortiz2018-10-1722-0/+4716
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-03 02:16:48 +0000