aboutsummaryrefslogtreecommitdiffstats
path: root/plat/renesas
Commit message (Expand)AuthorAgeFilesLines
* Enable -Wshadow alwaysJustin Chadwell2019-11-191-14/+14
* rcar_get3: drivers: ddr: Partly unify register macros between DDR A and BMarek Vasut2019-08-291-0/+2
* rcar_get3: drivers: ddr: Clean up common codeMarek Vasut2019-08-291-4/+8
* rcar_gen3: plat: Rename RCAR_PRODUCT_* to PRR_PRODUCT_*Marek Vasut2019-08-164-87/+75
* rcar_gen3: plat: Factor out PRR_ macros into rcar_def.hMarek Vasut2019-08-161-1/+16
* Replace __ASSEMBLY__ with compiler-builtin __ASSEMBLER__Julius Werner2019-08-011-1/+1
* Merge changes from topic "jc/shift-overflow" into integrationSoby Mathew2019-07-161-2/+2
|\
| * Update renesas platform to not rely on undefined overflow behaviourJustin Chadwell2019-07-111-2/+2
* | rcar_gen3: plat: Update IPL and Secure Monitor Rev2.0.4Toshiyuki Ogasahara2019-07-121-1/+1
|/
* rcar_gen3: drivers: pfc: Move PFC drivers out of stagingMarek Vasut2019-06-221-1/+1
* rcar_gen3: drivers: qos: Move QoS drivers out of stagingMarek Vasut2019-06-171-2/+2
* rcar_gen3: console: Convert to multi-console APIMarek Vasut2019-06-146-15/+56
* rcar_gen3: plat: Update IPL and Secure Monitor Rev2.0.3Toshiyuki Ogasahara2019-04-111-1/+1
* rcar_gen3: drivers: Change to restore timer counter value at resumeToshiyuki Ogasahara2019-04-111-8/+2
* rcar_gen3: plat: Update IPL and Secure Monitor Rev2.0.2Toshiyuki Ogasahara2019-04-111-1/+1
* rcar_gen3: plat: Change periodic write DQ training option.Toshiyuki Ogasahara2019-04-111-1/+1
* rcar_gen3: plat: Add R-Car V3M supportValentine Barshak2019-04-025-2/+94
* rcar_gen3: plat: Add initial D3 supportMarek Vasut2019-04-028-10/+138
* rcar_gen3: plat: Print DRAM bank size in MiB if below 1 GiBMarek Vasut2019-04-021-2/+4
* rcar_gen3: plat: Set M3W ULCB DRAM size to 2 GiBMarek Vasut2019-03-271-0/+6
* rcar_gen3: Add M3-W 3.0 supportMarek Vasut2019-03-044-5/+23
* rcar_gen3: plat: Prevent PCIe hang during L1X config accessMarek Vasut2019-02-202-2/+74
* Remove unneeded include paths in PLAT_INCLUDESAntonio Nino Diaz2019-02-011-2/+1
* rcar_gen3: plat: Add missing cpu_on_check() implementationMarek Vasut2019-01-291-1/+1
* rcar_gen3: plat: Allow E3 auto-detectionMarek Vasut2019-01-291-2/+8
* rcar_gen3: plat: Drop unused macroMarek Vasut2019-01-291-2/+0
* Revert "rcar_gen3: plat: Enable programmable CPU reset address"Marek Vasut2019-01-291-1/+1
* rcar_gen3: plat: update renesas version to 2.0.0Marek Vasut2019-01-081-1/+1
* rcar_gen3: drivers: pwrc: Switch to common delay implementationMarek Vasut2019-01-081-0/+1
* rcar_gen3: drivers: delay: Rewrite from assembler to CMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Add generic timer initMarek Vasut2019-01-081-0/+53
* rcar_gen3: drivers: cpld: Move rcar_cpld_reset_cpu() into headerMarek Vasut2019-01-082-4/+2
* rcar_gen3: plat: Dump EL3 interrupt error registersMarek Vasut2019-01-082-24/+26
* rcar_gen3: plat: Enable programmable CPU reset addressMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Disable IPMMU PV0 cache on E3Marek Vasut2019-01-082-0/+3
* rcar_gen3: plat: Add E3 rev. 1.1 supportMarek Vasut2019-01-081-1/+2
* rcar_gen3: plat: Add missing platform auto-detection nameMarek Vasut2019-01-081-0/+2
* rcar_gen3: plat: Clean up rcar_pwrc_code_copy_to_system_ram()Marek Vasut2019-01-082-4/+2
* rcar_gen3: plat: Fix BL2 size checkMarek Vasut2019-01-083-6/+6
* rcar_gen3: plat: Staticize memory mapsMarek Vasut2019-01-081-3/+3
* rcar_gen3: plat: Function cleanupMarek Vasut2019-01-082-2/+2
* rcar_gen3: plat: Fix cache line sizeMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Disable SVEMarek Vasut2019-01-081-0/+1
* rcar_gen3: plat: Add missing dependency to rcar_srecordMarek Vasut2019-01-081-1/+1
* rcar_gen3: plat: Rename H3 labelMarek Vasut2019-01-081-2/+2
* Sanitise includes across codebaseAntonio Nino Diaz2019-01-0417-71/+93
* plat: rcar: Move FDT from x3 to x1Marek Vasut2018-12-131-1/+1
* plat: rcar: Generate FCNL reserved memory nodeMarek Vasut2018-12-061-4/+77
* plat: rcar: Generate platform compatible stringMarek Vasut2018-12-061-0/+73
* plat: rcar: Pass DTB with DRAM layout from BL2 to next stagesMarek Vasut2018-12-063-1/+95
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-14 21:29:50 +0000