diff options
| author | Andrei Warkentin <andrey.warkentin@gmail.com> | 2020-03-11 22:11:06 -0700 |
|---|---|---|
| committer | Andre Przywara <andre.przywara@arm.com> | 2020-04-01 15:58:57 +0100 |
| commit | 2e5f84432dabd74cbcd045e5007e02c7d3b25a91 (patch) | |
| tree | 5f085913c00f0753f879cb15b55711e4afeea73c /lib/aarch64 | |
| parent | af2a4877a76498a03edb12908164978a7ab0c7fe (diff) | |
| download | platform_external_arm-trusted-firmware-2e5f84432dabd74cbcd045e5007e02c7d3b25a91.tar.gz platform_external_arm-trusted-firmware-2e5f84432dabd74cbcd045e5007e02c7d3b25a91.tar.bz2 platform_external_arm-trusted-firmware-2e5f84432dabd74cbcd045e5007e02c7d3b25a91.zip | |
rpi: Implement PSCI CPU_OFF
We simulate the PSCI CPU_OFF operation by reseting the core via RMR.
For secondaries, that already puts them in the holding pen waiting for a
"warm boot" request as part of PSCI CPU_ON. For the BSP, we have to add
logic to distinguish a regular boot from a CPU_OFF state, where, like the
secondaries, the BSP needs to wait foor a "warm boot" request as part
of CPU_ON.
Testing done:
- ACS suite now passes more tests (since it repeatedly
calls code on secondaries via CPU_ON).
- Linux testing including offlining/onlineing CPU0, e.g.
"echo 0 > /sys/devices/system/cpu/cpu0/online".
Change-Id: Id0ae11a0ee0721b20fa2578b54dadc72dcbd69e0
Link: https://developer.trustedfirmware.org/T686
Signed-off-by: Andrei Warkentin <andrey.warkentin@gmail.com>
[Andre: adapt to unified plat_helpers.S, smaller fixes]
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Diffstat (limited to 'lib/aarch64')
0 files changed, 0 insertions, 0 deletions