aboutsummaryrefslogtreecommitdiffstats
path: root/include
diff options
context:
space:
mode:
authorEtienne Carriere <etienne.carriere@linaro.org>2017-11-05 22:56:10 +0100
committerEtienne Carriere <etienne.carriere@linaro.org>2017-11-08 13:49:40 +0100
commit10922e7ade06906bc762e4a7e171bc2a910a9ecc (patch)
tree10914f08ef1d1872742c49421bf92905aad94f02 /include
parent94f4700017bbcabc46d76c2d4fba24b9be73fa6c (diff)
downloadplatform_external_arm-trusted-firmware-10922e7ade06906bc762e4a7e171bc2a910a9ecc.tar.gz
platform_external_arm-trusted-firmware-10922e7ade06906bc762e4a7e171bc2a910a9ecc.tar.bz2
platform_external_arm-trusted-firmware-10922e7ade06906bc762e4a7e171bc2a910a9ecc.zip
ARMv7: introduce Cortex-A15
Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
Diffstat (limited to 'include')
-rw-r--r--include/lib/cpus/aarch32/cortex_a15.h20
1 files changed, 20 insertions, 0 deletions
diff --git a/include/lib/cpus/aarch32/cortex_a15.h b/include/lib/cpus/aarch32/cortex_a15.h
new file mode 100644
index 000000000..905c139da
--- /dev/null
+++ b/include/lib/cpus/aarch32/cortex_a15.h
@@ -0,0 +1,20 @@
+/*
+ * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef __CORTEX_A15_H__
+#define __CORTEX_A15_H__
+
+/*******************************************************************************
+ * Cortex-A15 midr with version/revision set to 0
+ ******************************************************************************/
+#define CORTEX_A15_MIDR 0x410FC0F0
+
+/*******************************************************************************
+ * CPU Auxiliary Control register specific definitions.
+ ******************************************************************************/
+#define CORTEX_A15_ACTLR_SMP_BIT (1 << 6)
+
+#endif /* __CORTEX_A15_H__ */