aboutsummaryrefslogtreecommitdiffstats
path: root/docs
diff options
context:
space:
mode:
authorAmbroise Vincent <ambroise.vincent@arm.com>2019-06-06 10:26:41 +0100
committerAmbroise Vincent <ambroise.vincent@arm.com>2019-06-06 10:27:31 +0100
commit08455b97a6242dc160cbd94572c367bcc1974fce (patch)
tree178f71fd1d83f03e65d64efbb45713616a2bd233 /docs
parent49d969bbb3ca7e738bc6ef560e44c0047a9925cc (diff)
downloadplatform_external_arm-trusted-firmware-08455b97a6242dc160cbd94572c367bcc1974fce.tar.gz
platform_external_arm-trusted-firmware-08455b97a6242dc160cbd94572c367bcc1974fce.tar.bz2
platform_external_arm-trusted-firmware-08455b97a6242dc160cbd94572c367bcc1974fce.zip
doc: Document E and W build options
Change-Id: I0d9dbef7041fcf950bcafcdbbc17c72b4dea9e40 Signed-off-by: Ambroise Vincent <ambroise.vincent@arm.com>
Diffstat (limited to 'docs')
-rw-r--r--docs/getting_started/user-guide.rst6
1 files changed, 6 insertions, 0 deletions
diff --git a/docs/getting_started/user-guide.rst b/docs/getting_started/user-guide.rst
index 1a4df03d4..02f8c5faa 100644
--- a/docs/getting_started/user-guide.rst
+++ b/docs/getting_started/user-guide.rst
@@ -401,6 +401,8 @@ Common build options
for development platforms. ``TRUSTED_BOARD_BOOT`` flag must be set if this
flag has to be enabled. 0 is the default.
+- ``E``: Boolean option to make warnings into errors. Default is 1.
+
- ``EL3_PAYLOAD_BASE``: This option enables booting an EL3 payload instead of
the normal boot flow. It must specify the entry point address of the EL3
payload. Please refer to the "Booting an EL3 payload" section for more
@@ -785,6 +787,10 @@ Common build options
Defaults to a string formed by concatenating the version number, build type
and build string.
+- ``W``: Warning level. Some compiler warning options of interest have been
+ regrouped and put in the root Makefile. This flag can take the values 0 to 3,
+ each level enabling more warning options. Default is 0.
+
- ``WARMBOOT_ENABLE_DCACHE_EARLY`` : Boolean option to enable D-cache early on
the CPU after warm boot. This is applicable for platforms which do not
require interconnect programming to enable cache coherency (eg: single