index
:
bootloaders/u-boot-midas
deblob-midas-2018.07
recovery-2018.07
wip/as-boot-img
wip/bl1
wip/forkbomb-midas-2020.01-as-boot-img
wip/s-boot-4.0
Part of research to make the bootloader fully free on midas devices
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
cpu
/
ppc4xx
/
sdram.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
ppc4xx: Improve DDR autodetect
Dirk Eibach
2009-01-26
1
-5
/
+50
*
rename CFG_ macros to CONFIG_SYS
Jean-Christophe PLAGNIOL-VILLARD
2008-10-18
1
-23
/
+23
*
ppc4xx: Fix SDRAM inititialization of multiple 405 based board ports
Stefan Roese
2008-09-12
1
-4
/
+10
*
Change initdram() return type to phys_size_t
Becky Bruce
2008-06-12
1
-2
/
+2
*
ppc4xx: Remove superfluous dram_init() call or replace it by initdram()
Stefan Roese
2008-06-03
1
-2
/
+8
*
ppc4xx: Enable Primordial Stack for 40x and Unify ECC Handling
Grant Erickson
2008-06-03
1
-43
/
+1
*
ppc4xx: Add initial Zeus (PPC405EP) board support
Stefan Roese
2007-08-14
1
-8
/
+19
*
ppc4xx: Add support for AMCC 405EP Taihu board
John Otken
2007-07-26
1
-1
/
+10
*
[PATCH] Add support for AMCC Taishan PPC440GX eval board
Stefan Roese
2007-01-18
1
-8
/
+25
*
[PATCH] 44x: Fix problem with DDR controller setup (refresh rate)
Stefan Roese
2007-01-06
1
-1
/
+1
*
Add initial support for the ALPR board from Prodrive
Stefan Roese
2006-08-15
1
-0
/
+8
*
PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performance
Stefan Roese
2006-07-28
1
-1
/
+1
*
Some code cleanup
Wolfgang Denk
2006-04-16
1
-107
/
+107
*
Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440)
Stefan Roese
2006-03-31
1
-34
/
+264
*
Add support for Prodrive P3P440 board:
Stefan Roese
2005-11-22
1
-0
/
+70
*
cpu/ppc4xx/sdram.c rewritten now using get_ram_size()
stroese
2004-07-15
1
-227
/
+38
*
Disable memory controller before setting first values.
stroese
2003-09-12
1
-0
/
+5
*
* Code cleanup:
wdenk
2003-06-27
1
-4
/
+4
*
Cleanup: remove trailing white space
wdenk
2003-02-11
1
-5
/
+5
*
Added 4MByte and 128MByte onboard SDRAM
stroese
2003-02-10
1
-4
/
+105
*
Initial revision
wdenk
2002-11-03
1
-0
/
+191