aboutsummaryrefslogtreecommitdiffstats
path: root/board/esd
Commit message (Expand)AuthorAgeFilesLines
* * CVS add missing fileswdenk2004-02-231-1/+1
* * The PS/2 mux on the BMS2003 board needs 450 ms after power onwdenk2004-01-2016-16/+16
* * Patches by Xianghua Xiao, 15 Oct 2003:wdenk2003-10-154-161/+161
* PMC405 update.stroese2003-09-123-104/+1361
* PCI405 update.stroese2003-09-122-746/+751
* CPCI405(AB) update.stroese2003-09-122-1093/+1437
* ASH405 update.stroese2003-09-122-2466/+2497
* Xilinx jtag tool added.stroese2003-09-126-0/+2402
* Board VOH405 added.stroese2003-09-126-0/+1776
* Board PLU405 added.stroese2003-09-126-0/+1752
* Board HUB405 added.stroese2003-09-125-0/+488
* Board DP405 added.stroese2003-09-126-0/+2279
* * Patch by Gary Jennejohn, 11 Sep 2003:wdenk2003-09-111-7/+3
* - Fixed interrupt polarity.stroese2003-07-111-1/+1
* - FPGA updated.stroese2003-07-112-2467/+2469
* - BSP command added.stroese2003-07-112-1/+88
* Patch by Kenneth Johansson, 30 Jun 2003:wdenk2003-07-011-2/+2
* * Code cleanup:wdenk2003-06-2749-458/+517
* * Header file cleanup for ARMwdenk2003-06-2512-0/+12
* - Update NAND FLASH support.stroese2003-06-241-2/+7
* - Update new fpga file.stroese2003-06-241-2513/+2462
* * Fix CONFIG_NET_MULTI support in include/net.hwdenk2003-06-151-2462/+2513
* - Update new fpga file.stroese2003-06-061-2513/+2462
* * Get (mostly) rid of CFG_MONITOR_LEN definition; compute real lengthwdenk2003-05-3010-20/+20
* PMC405 board added.stroese2003-05-235-0/+1241
* Code cleanup.stroese2003-05-231-121/+2
* New FPGA image with 527 support.stroese2003-05-231-749/+746
* Local Bus Timeout increased.stroese2003-05-231-1/+6
* Code reworked for PPC405EP support.stroese2003-05-232-24/+19
* CPCI405AB (special version of esd CPCI405) board added.stroese2003-05-234-10/+1121
* ASH405 board added (PPC405EP based).stroese2003-05-236-0/+3077
* Changed CPCI405 to use CTS instead of DSR on PPC405 UART1.stroese2003-04-041-1/+7
* Make compile clean, fix the usual small problems.wdenk2003-03-261-1/+0
* esd PCI405 updated.stroese2003-03-261-0/+32
* esd PCI405 updated.stroese2003-03-254-782/+1015
* CPCI4052 update (support for revision 3).stroese2003-03-203-816/+888
* Add "pcidelay" environment variable (in ms, enabled via CONFIG_PCI_BOOTDELAY).stroese2003-02-141-1/+1
* Initial revisionwdenk2002-11-032-0/+953
* Initial revisionwdenk2002-11-034-0/+475
* Initial revisionwdenk2002-11-036-0/+1405
* Initial revisionwdenk2002-09-201-0/+738
* Initial revisionwdenk2002-09-188-0/+774
* Initial revisionwdenk2002-08-303-0/+586
* Initial revisionwdenk2002-08-263-0/+448
* Initial revisionwdenk2002-08-178-0/+1612
* Initial revisionwdenk2002-08-141-0/+156
* Initial revisionwdenk2002-08-063-0/+240
* Initial revisionwdenk2002-07-203-0/+426
* Initial revisionwdenk2002-07-181-0/+32
* Initial revisionwdenk2002-07-073-0/+138