blob: 9c99c592980233fc3ffd18da50454a96c6fcbf71 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* Testcase to check generation of a SH2A specific instruction
"BCLR #imm3,@(disp12,Rn)". */
/* { dg-do assemble } */
/* { dg-options "-O2 -mbitops" } */
/* { dg-skip-if "" { "sh*-*-*" } "*" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" } */
/* { dg-final { scan-assembler "bclr"} } */
/* { dg-final { scan-assembler "bclr.b"} } */
volatile union un_paddr
{
unsigned char BYTE;
struct
{
unsigned char B15:1;
unsigned char B14:1;
unsigned char B13:1;
unsigned char B12:1;
unsigned char B11:1;
unsigned char B10:1;
unsigned char B9:1;
unsigned char B8:1;
unsigned char B7:1;
unsigned char B6:1;
unsigned char B5:1;
unsigned char B4:1;
unsigned char B3:1;
unsigned char B2:1;
unsigned char B1:1;
unsigned char B0:1;
}
BIT;
}
PADDR;
int
main ()
{
PADDR.BIT.B0 = 0;
PADDR.BIT.B3 = 0;
PADDR.BIT.B6 = 0;
PADDR.BIT.B1 &= 0;
PADDR.BIT.B4 &= 0;
PADDR.BIT.B7 &= 0;
PADDR.BIT.B10 = 0;
PADDR.BIT.B13 = 0;
PADDR.BIT.B15 = 0;
PADDR.BIT.B9 &= 0;
PADDR.BIT.B12 &= 0;
PADDR.BIT.B14 &= 0;
return 0;
}
|
