blob: 99b7ddfb2d9a8a8b203f480e4653041d452d5785 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
|
/* { dg-do compile { target { powerpc*-*-* } } } */
/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
/* { dg-require-effective-target powerpc_p8vector_ok } */
/* { dg-options "-mcpu=power8 -O2 -ftree-vectorize -fvect-cost-model=dynamic -fno-unroll-loops -fno-unroll-all-loops" } */
#ifndef SIZE
#define SIZE 1024
#endif
#ifndef ALIGN
#define ALIGN 32
#endif
#ifndef TYPE
#define TYPE long long
#endif
#ifndef SIGN_TYPE
#define SIGN_TYPE signed TYPE
#endif
#ifndef UNS_TYPE
#define UNS_TYPE unsigned TYPE
#endif
#define ALIGN_ATTR __attribute__((__aligned__(ALIGN)))
SIGN_TYPE sa[SIZE] ALIGN_ATTR;
SIGN_TYPE sb[SIZE] ALIGN_ATTR;
SIGN_TYPE sc[SIZE] ALIGN_ATTR;
UNS_TYPE ua[SIZE] ALIGN_ATTR;
UNS_TYPE ub[SIZE] ALIGN_ATTR;
UNS_TYPE uc[SIZE] ALIGN_ATTR;
void
sign_add (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = sb[i] + sc[i];
}
void
sign_sub (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = sb[i] - sc[i];
}
void
sign_shift_left (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = sb[i] << sc[i];
}
void
sign_shift_right (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = sb[i] >> sc[i];
}
void
sign_max (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = (sb[i] > sc[i]) ? sb[i] : sc[i];
}
void
sign_min (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = (sb[i] < sc[i]) ? sb[i] : sc[i];
}
void
sign_abs (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = (sb[i] < 0) ? -sb[i] : sb[i]; /* xor, vsubudm, vmaxsd. */
}
void
sign_eq (SIGN_TYPE val1, SIGN_TYPE val2)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = (sb[i] == sc[i]) ? val1 : val2;
}
void
sign_lt (SIGN_TYPE val1, SIGN_TYPE val2)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
sa[i] = (sb[i] < sc[i]) ? val1 : val2;
}
void
uns_add (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = ub[i] + uc[i];
}
void
uns_sub (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = ub[i] - uc[i];
}
void
uns_shift_left (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = ub[i] << uc[i];
}
void
uns_shift_right (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = ub[i] >> uc[i];
}
void
uns_max (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = (ub[i] > uc[i]) ? ub[i] : uc[i];
}
void
uns_min (void)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = (ub[i] < uc[i]) ? ub[i] : uc[i];
}
void
uns_eq (UNS_TYPE val1, UNS_TYPE val2)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = (ub[i] == uc[i]) ? val1 : val2;
}
void
uns_lt (UNS_TYPE val1, UNS_TYPE val2)
{
unsigned long i;
for (i = 0; i < SIZE; i++)
ua[i] = (ub[i] < uc[i]) ? val1 : val2;
}
/* { dg-final { scan-assembler-times "\[\t \]vaddudm\[\t \]" 2 } } */
/* { dg-final { scan-assembler-times "\[\t \]vsubudm\[\t \]" 3 } } */
/* { dg-final { scan-assembler-times "\[\t \]vmaxsd\[\t \]" 2 } } */
/* { dg-final { scan-assembler-times "\[\t \]vmaxud\[\t \]" 1 } } */
/* { dg-final { scan-assembler-times "\[\t \]vminsd\[\t \]" 1 } } */
/* { dg-final { scan-assembler-times "\[\t \]vminud\[\t \]" 1 } } */
/* { dg-final { scan-assembler-times "\[\t \]vsld\[\t \]" 2 } } */
/* { dg-final { scan-assembler-times "\[\t \]vsrad\[\t \]" 1 } } */
/* { dg-final { scan-assembler-times "\[\t \]vsrd\[\t \]" 1 } } */
/* { dg-final { scan-assembler-times "\[\t \]vcmpequd\[\t \]" 2 } } */
/* { dg-final { scan-assembler-times "\[\t \]vcmpgtsd\[\t \]" 1 } } */
/* { dg-final { scan-assembler-times "\[\t \]vcmpgtud\[\t \]" 1 } } */
|
