gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-1.c


1
2
3
4
5
6
7
8
9
10
11
12
13

/* Check that we enable odd-numbered single precision registers.  */
/* { dg-options "-mabi=32 -modd-spreg -mhard-float" } */

#if _MIPS_SPFPSET != 32
#error "Incorrect number of single-precision registers reported"
#endif

void
foo ()
{
  register float foo asm ("$f1");
  asm volatile ("" : "=f" (foo));
}