aboutsummaryrefslogtreecommitdiffstats
path: root/gcc-4.9/gcc/testsuite/gcc.target/aarch64/scalar_intrinsics.c
blob: 782f6d194ca8fb2f750e6e75b9a82f022a0e2e6a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
/* { dg-do compile } */
/* { dg-options "-O2 -dp" } */

#include <arm_neon.h>

/* Used to force a variable to a SIMD register.  */
#define force_simd(V1)   asm volatile ("mov %d0, %1.d[0]"	\
	   : "=w"(V1)						\
	   : "w"(V1)						\
	   : /* No clobbers */);

/* { dg-final { scan-assembler-times "\\tadd\\tx\[0-9\]+" 2 } } */

uint64x1_t
test_vaddd_u64 (uint64x1_t a, uint64x1_t b)
{
  return vaddd_u64 (a, b);
}

int64x1_t
test_vaddd_s64 (int64x1_t a, int64x1_t b)
{
  return vaddd_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tadd\\td\[0-9\]+" 1 } } */

int64x1_t
test_vaddd_s64_2 (int64x1_t a, int64x1_t b, int64x1_t c, int64x1_t d)
{
  return vqaddd_s64 (vaddd_s64 (vqaddd_s64 (a, b), vqaddd_s64 (c, d)),
		     vqaddd_s64 (a, d));
}

/* { dg-final { scan-assembler-times "\\tabs\\td\[0-9\]+, d\[0-9\]+" 1 } } */

int64x1_t
test_vabs_s64 (int64x1_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vabs_s64 (a);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmeq\\td\[0-9\]+, d\[0-9\]+, d\[0-9\]+" 1 } } */

uint64x1_t
test_vceqd_s64 (int64x1_t a, int64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vceqd_s64 (a, b);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmeq\\td\[0-9\]+, d\[0-9\]+, #?0" 1 } } */

uint64x1_t
test_vceqzd_s64 (int64x1_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vceqzd_s64 (a);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmge\\td\[0-9\]+, d\[0-9\]+, d\[0-9\]+" 2 } } */

uint64x1_t
test_vcged_s64 (int64x1_t a, int64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vcged_s64 (a, b);
  force_simd (res);
  return res;
}

uint64x1_t
test_vcled_s64 (int64x1_t a, int64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vcled_s64 (a, b);
  force_simd (res);
  return res;
}

/* Idiom recognition will cause this testcase not to generate
   the expected cmge instruction, so do not check for it.  */

uint64x1_t
test_vcgezd_s64 (int64x1_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vcgezd_s64 (a);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmhs\\td\[0-9\]+, d\[0-9\]+, d\[0-9\]+" 1 } } */

uint64x1_t
test_vcged_u64 (uint64x1_t a, uint64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vcged_u64 (a, b);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmgt\\td\[0-9\]+, d\[0-9\]+, d\[0-9\]+" 2 } } */

uint64x1_t
test_vcgtd_s64 (int64x1_t a, int64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vcgtd_s64 (a, b);
  force_simd (res);
  return res;
}

uint64x1_t
test_vcltd_s64 (int64x1_t a, int64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vcltd_s64 (a, b);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmgt\\td\[0-9\]+, d\[0-9\]+, #?0" 1 } } */

uint64x1_t
test_vcgtzd_s64 (int64x1_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vcgtzd_s64 (a);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmhi\\td\[0-9\]+, d\[0-9\]+, d\[0-9\]+" 1 } } */

uint64x1_t
test_vcgtd_u64 (uint64x1_t a, uint64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vcgtd_u64 (a, b);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmle\\td\[0-9\]+, d\[0-9\]+, #?0" 1 } } */

uint64x1_t
test_vclezd_s64 (int64x1_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vclezd_s64 (a);
  force_simd (res);
  return res;
}

/* Idiom recognition will cause this testcase not to generate
   the expected cmlt instruction, so do not check for it.  */

uint64x1_t
test_vcltzd_s64 (int64x1_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vcltzd_s64 (a);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "aarch64_get_lanev16qi" 2 } } */

int8x1_t
test_vdupb_lane_s8 (int8x16_t a)
{
  int8x1_t res;
  force_simd (a);
  res = vdupb_laneq_s8 (a, 2);
  force_simd (res);
  return res;
}

uint8x1_t
test_vdupb_lane_u8 (uint8x16_t a)
{
  uint8x1_t res;
  force_simd (a);
  res = vdupb_laneq_u8 (a, 2);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "aarch64_get_lanev8hi" 2 } } */

int16x1_t
test_vduph_lane_s16 (int16x8_t a)
{
  int16x1_t res;
  force_simd (a);
  res = vduph_laneq_s16 (a, 2);
  force_simd (res);
  return res;
}

uint16x1_t
test_vduph_lane_u16 (uint16x8_t a)
{
  uint16x1_t res;
  force_simd (a);
  res = vduph_laneq_u16 (a, 2);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "aarch64_get_lanev4si" 2 } } */

int32x1_t
test_vdups_lane_s32 (int32x4_t a)
{
  int32x1_t res;
  force_simd (a);
  res = vdups_laneq_s32 (a, 2);
  force_simd (res);
  return res;
}

uint32x1_t
test_vdups_lane_u32 (uint32x4_t a)
{
  uint32x1_t res;
  force_simd (a);
  res = vdups_laneq_u32 (a, 2);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "aarch64_get_lanev2di" 2 } } */

int64x1_t
test_vdupd_lane_s64 (int64x2_t a)
{
  int64x1_t res;
  force_simd (a);
  res = vdupd_laneq_s64 (a, 1);
  force_simd (res);
  return res;
}

uint64x1_t
test_vdupd_lane_u64 (uint64x2_t a)
{
  uint64x1_t res;
  force_simd (a);
  res = vdupd_laneq_u64 (a, 1);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\tcmtst\\td\[0-9\]+, d\[0-9\]+, d\[0-9\]+" 2 } } */

int64x1_t
test_vtst_s64 (int64x1_t a, int64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vtstd_s64 (a, b);
  force_simd (res);
  return res;
}

uint64x1_t
test_vtst_u64 (uint64x1_t a, uint64x1_t b)
{
  uint64x1_t res;
  force_simd (a);
  force_simd (b);
  res = vtstd_s64 (a, b);
  force_simd (res);
  return res;
}

/* { dg-final { scan-assembler-times "\\taddp\\td\[0-9\]+, v\[0-9\]+\.2d" 1 } } */

test_vpaddd_s64 (int64x2_t a)
{
  return vpaddd_s64 (a);
}

/* { dg-final { scan-assembler-times "\\tuqadd\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vqaddd_u64 (uint64x1_t a, uint64x1_t b)
{
  return vqaddd_u64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqadd\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vqadds_u32 (uint32x1_t a, uint32x1_t b)
{
  return vqadds_u32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqadd\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vqaddh_u16 (uint16x1_t a, uint16x1_t b)
{
  return vqaddh_u16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqadd\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vqaddb_u8 (uint8x1_t a, uint8x1_t b)
{
  return vqaddb_u8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqadd\\td\[0-9\]+" 5 } } */

int64x1_t
test_vqaddd_s64 (int64x1_t a, int64x1_t b)
{
  return vqaddd_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqadd\\ts\[0-9\]+, s\[0-9\]+" 1 } } */

int32x1_t
test_vqadds_s32 (int32x1_t a, int32x1_t b)
{
  return vqadds_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqadd\\th\[0-9\]+, h\[0-9\]+" 1 } } */

int16x1_t
test_vqaddh_s16 (int16x1_t a, int16x1_t b)
{
  return vqaddh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqadd\\tb\[0-9\]+, b\[0-9\]+" 1 } } */

int8x1_t
test_vqaddb_s8 (int8x1_t a, int8x1_t b)
{
  return vqaddb_s8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqdmlal\\ts\[0-9\]+, h\[0-9\]+, h\[0-9\]+" 1 } } */

int32x1_t
test_vqdmlalh_s16 (int32x1_t a, int16x1_t b, int16x1_t c)
{
  return vqdmlalh_s16 (a, b, c);
}

/* { dg-final { scan-assembler-times "\\tsqdmlal\\ts\[0-9\]+, h\[0-9\]+, v" 1 } } */

int32x1_t
test_vqdmlalh_lane_s16 (int32x1_t a, int16x1_t b, int16x4_t c)
{
  return vqdmlalh_lane_s16 (a, b, c, 3);
}

/* { dg-final { scan-assembler-times "\\tsqdmlal\\td\[0-9\]+, s\[0-9\]+, s\[0-9\]+" 1 } } */

int64x1_t
test_vqdmlals_s32 (int64x1_t a, int32x1_t b, int32x1_t c)
{
  return vqdmlals_s32 (a, b, c);
}

/* { dg-final { scan-assembler-times "\\tsqdmlal\\td\[0-9\]+, s\[0-9\]+, v" 1 } } */

int64x1_t
test_vqdmlals_lane_s32 (int64x1_t a, int32x1_t b, int32x2_t c)
{
  return vqdmlals_lane_s32 (a, b, c, 1);
}

/* { dg-final { scan-assembler-times "\\tsqdmlsl\\ts\[0-9\]+, h\[0-9\]+, h\[0-9\]+" 1 } } */

int32x1_t
test_vqdmlslh_s16 (int32x1_t a, int16x1_t b, int16x1_t c)
{
  return vqdmlslh_s16 (a, b, c);
}

/* { dg-final { scan-assembler-times "\\tsqdmlsl\\ts\[0-9\]+, h\[0-9\]+, v" 1 } } */

int32x1_t
test_vqdmlslh_lane_s16 (int32x1_t a, int16x1_t b, int16x4_t c)
{
  return vqdmlslh_lane_s16 (a, b, c, 3);
}

/* { dg-final { scan-assembler-times "\\tsqdmlsl\\td\[0-9\]+, s\[0-9\]+, s\[0-9\]+" 1 } } */

int64x1_t
test_vqdmlsls_s32 (int64x1_t a, int32x1_t b, int32x1_t c)
{
  return vqdmlsls_s32 (a, b, c);
}

/* { dg-final { scan-assembler-times "\\tsqdmlsl\\td\[0-9\]+, s\[0-9\]+, v" 1 } } */

int64x1_t
test_vqdmlsls_lane_s32 (int64x1_t a, int32x1_t b, int32x2_t c)
{
  return vqdmlsls_lane_s32 (a, b, c, 1);
}

/* { dg-final { scan-assembler-times "\\tsqdmulh\\th\[0-9\]+, h\[0-9\]+, h\[0-9\]+" 1 } } */

int16x1_t
test_vqdmulhh_s16 (int16x1_t a, int16x1_t b)
{
  return vqdmulhh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqdmulh\\th\[0-9\]+, h\[0-9\]+, v" 1 } } */

int16x1_t
test_vqdmulhh_lane_s16 (int16x1_t a, int16x4_t b)
{
  return vqdmulhh_lane_s16 (a, b, 3);
}

/* { dg-final { scan-assembler-times "\\tsqdmulh\\ts\[0-9\]+, s\[0-9\]+, s\[0-9\]+" 1 } } */

int32x1_t
test_vqdmulhs_s32 (int32x1_t a, int32x1_t b)
{
  return vqdmulhs_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqdmulh\\ts\[0-9\]+, s\[0-9\]+, v" 1 } } */

int32x1_t
test_vqdmulhs_lane_s32 (int32x1_t a, int32x2_t b)
{
  return vqdmulhs_lane_s32 (a, b, 1);
}

/* { dg-final { scan-assembler-times "\\tsqdmull\\ts\[0-9\]+, h\[0-9\]+, h\[0-9\]+" 1 } } */

int32x1_t
test_vqdmullh_s16 (int16x1_t a, int16x1_t b)
{
  return vqdmullh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqdmull\\ts\[0-9\]+, h\[0-9\]+, v" 1 } } */

int32x1_t
test_vqdmullh_lane_s16 (int16x1_t a, int16x4_t b)
{
  return vqdmullh_lane_s16 (a, b, 3);
}

/* { dg-final { scan-assembler-times "\\tsqdmull\\td\[0-9\]+, s\[0-9\]+, s\[0-9\]+" 1 } } */

int64x1_t
test_vqdmulls_s32 (int32x1_t a, int32x1_t b)
{
  return vqdmulls_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqdmull\\td\[0-9\]+, s\[0-9\]+, v" 1 } } */

int64x1_t
test_vqdmulls_lane_s32 (int32x1_t a, int32x2_t b)
{
  return vqdmulls_lane_s32 (a, b, 1);
}

/* { dg-final { scan-assembler-times "\\tsqrdmulh\\th\[0-9\]+, h\[0-9\]+, h\[0-9\]+" 1 } } */

int16x1_t
test_vqrdmulhh_s16 (int16x1_t a, int16x1_t b)
{
  return vqrdmulhh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqrdmulh\\th\[0-9\]+, h\[0-9\]+, v" 1 } } */

int16x1_t
test_vqrdmulhh_lane_s16 (int16x1_t a, int16x4_t b)
{
  return vqrdmulhh_lane_s16 (a, b, 3);
}

/* { dg-final { scan-assembler-times "\\tsqrdmulh\\ts\[0-9\]+, s\[0-9\]+, s\[0-9\]+" 1 } } */

int32x1_t
test_vqrdmulhs_s32 (int32x1_t a, int32x1_t b)
{
  return vqrdmulhs_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqrdmulh\\ts\[0-9\]+, s\[0-9\]+, v" 1 } } */

int32x1_t
test_vqrdmulhs_lane_s32 (int32x1_t a, int32x2_t b)
{
  return vqrdmulhs_lane_s32 (a, b, 1);
}

/* { dg-final { scan-assembler-times "\\tsuqadd\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vuqaddb_s8 (int8x1_t a, int8x1_t b)
{
  return vuqaddb_s8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsuqadd\\th\[0-9\]+" 1 } } */

int16x1_t
test_vuqaddh_s16 (int16x1_t a, int8x1_t b)
{
  return vuqaddh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsuqadd\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vuqadds_s32 (int32x1_t a, int8x1_t b)
{
  return vuqadds_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsuqadd\\td\[0-9\]+" 1 } } */

int64x1_t
test_vuqaddd_s64 (int64x1_t a, int8x1_t b)
{
  return vuqaddd_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tusqadd\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vsqaddb_u8 (uint8x1_t a, int8x1_t b)
{
  return vsqaddb_u8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tusqadd\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vsqaddh_u16 (uint16x1_t a, int8x1_t b)
{
  return vsqaddh_u16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tusqadd\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vsqadds_u32 (uint32x1_t a, int8x1_t b)
{
  return vsqadds_u32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tusqadd\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vsqaddd_u64 (uint64x1_t a, int8x1_t b)
{
  return vsqaddd_u64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqabs\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqabsb_s8 (int8x1_t a)
{
  return vqabsb_s8 (a);
}

/* { dg-final { scan-assembler-times "\\tsqabs\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqabsh_s16 (int16x1_t a)
{
  return vqabsh_s16 (a);
}

/* { dg-final { scan-assembler-times "\\tsqabs\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqabss_s32 (int32x1_t a)
{
  return vqabss_s32 (a);
}

/* { dg-final { scan-assembler-times "\\tsqneg\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqnegb_s8 (int8x1_t a)
{
  return vqnegb_s8 (a);
}

/* { dg-final { scan-assembler-times "\\tsqneg\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqnegh_s16 (int16x1_t a)
{
  return vqnegh_s16 (a);
}

/* { dg-final { scan-assembler-times "\\tsqneg\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqnegs_s32 (int32x1_t a)
{
  return vqnegs_s32 (a);
}

/* { dg-final { scan-assembler-times "\\tsqxtun\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqmovunh_s16 (int16x1_t a)
{
  return vqmovunh_s16 (a);
}

/* { dg-final { scan-assembler-times "\\tsqxtun\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqmovuns_s32 (int32x1_t a)
{
  return vqmovuns_s32 (a);
}

/* { dg-final { scan-assembler-times "\\tsqxtun\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqmovund_s64 (int64x1_t a)
{
  return vqmovund_s64 (a);
}

/* { dg-final { scan-assembler-times "\\tsqxtn\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqmovnh_s16 (int16x1_t a)
{
  return vqmovnh_s16 (a);
}

/* { dg-final { scan-assembler-times "\\tsqxtn\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqmovns_s32 (int32x1_t a)
{
  return vqmovns_s32 (a);
}

/* { dg-final { scan-assembler-times "\\tsqxtn\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqmovnd_s64 (int64x1_t a)
{
  return vqmovnd_s64 (a);
}

/* { dg-final { scan-assembler-times "\\tuqxtn\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vqmovnh_u16 (uint16x1_t a)
{
  return vqmovnh_u16 (a);
}

/* { dg-final { scan-assembler-times "\\tuqxtn\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vqmovns_u32 (uint32x1_t a)
{
  return vqmovns_u32 (a);
}

/* { dg-final { scan-assembler-times "\\tuqxtn\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vqmovnd_u64 (uint64x1_t a)
{
  return vqmovnd_u64 (a);
}

/* { dg-final { scan-assembler-times "\\tsub\\tx\[0-9\]+" 2 } } */

uint64x1_t
test_vsubd_u64 (uint64x1_t a, uint64x1_t b)
{
  return vsubd_u64 (a, b);
}

int64x1_t
test_vsubd_s64 (int64x1_t a, int64x1_t b)
{
  return vsubd_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsub\\td\[0-9\]+" 1 } } */

int64x1_t
test_vsubd_s64_2 (int64x1_t a, int64x1_t b, int64x1_t c, int64x1_t d)
{
  return vqsubd_s64 (vsubd_s64 (vqsubd_s64 (a, b), vqsubd_s64 (c, d)),
		     vqsubd_s64 (a, d));
}

/* { dg-final { scan-assembler-times "\\tuqsub\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vqsubd_u64 (uint64x1_t a, uint64x1_t b)
{
  return vqsubd_u64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqsub\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vqsubs_u32 (uint32x1_t a, uint32x1_t b)
{
  return vqsubs_u32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqsub\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vqsubh_u16 (uint16x1_t a, uint16x1_t b)
{
  return vqsubh_u16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqsub\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vqsubb_u8 (uint8x1_t a, uint8x1_t b)
{
  return vqsubb_u8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqsub\\td\[0-9\]+" 5 } } */

int64x1_t
test_vqsubd_s64 (int64x1_t a, int64x1_t b)
{
  return vqsubd_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqsub\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqsubs_s32 (int32x1_t a, int32x1_t b)
{
  return vqsubs_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqsub\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqsubh_s16 (int16x1_t a, int16x1_t b)
{
  return vqsubh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqsub\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqsubb_s8 (int8x1_t a, int8x1_t b)
{
  return vqsubb_s8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsshl\\td\[0-9\]+" 1 } } */

int64x1_t
test_vshld_s64 (int64x1_t a, int64x1_t b)
{
  return vshld_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tushl\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vshld_u64 (uint64x1_t a, uint64x1_t b)
{
  return vshld_u64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsrshl\\td\[0-9\]+" 1 } } */

int64x1_t
test_vrshld_s64 (int64x1_t a, int64x1_t b)
{
  return vrshld_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\turshl\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vrshld_u64 (uint64x1_t a, uint64x1_t b)
{
  return vrshld_u64 (a, b);
}

/* Other intrinsics can generate an asr instruction (vcltzd, vcgezd),
   so we cannot check scan-assembler-times.  */

/* { dg-final { scan-assembler "\\tasr\\tx\[0-9\]+" } } */

int64x1_t
test_vshrd_n_s64 (int64x1_t a)
{
  return vshrd_n_s64 (a, 5);
}

/* { dg-final { scan-assembler-times "\\tlsr\\tx\[0-9\]+" 1 } } */

uint64x1_t
test_vshrd_n_u64 (uint64x1_t a)
{
  return vshrd_n_u64 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tssra\\td\[0-9\]+" 1 } } */

int64x1_t
test_vsrad_n_s64 (int64x1_t a, int64x1_t b)
{
  return vsrad_n_s64 (a, b, 2);
}

/* { dg-final { scan-assembler-times "\\tusra\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vsrad_n_u64 (uint64x1_t a, uint64x1_t b)
{
  return vsrad_n_u64 (a, b, 5);
}

/* { dg-final { scan-assembler-times "\\tsrshr\\td\[0-9\]+" 1 } } */

int64x1_t
test_vrshrd_n_s64 (int64x1_t a)
{
  return vrshrd_n_s64 (a, 5);
}

/* { dg-final { scan-assembler-times "\\turshr\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vrshrd_n_u64 (uint64x1_t a)
{
  return vrshrd_n_u64 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsrsra\\td\[0-9\]+" 1 } } */

int64x1_t
test_vrsrad_n_s64 (int64x1_t a, int64x1_t b)
{
  return vrsrad_n_s64 (a, b, 3);
}

/* { dg-final { scan-assembler-times "\\tsrsra\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vrsrad_n_u64 (uint64x1_t a, uint64x1_t b)
{
  return vrsrad_n_u64 (a, b, 4);
}

/* { dg-final { scan-assembler-times "\\tsqrshl\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqrshlb_s8 (int8x1_t a, int8x1_t b)
{
  return vqrshlb_s8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqrshl\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqrshlh_s16 (int16x1_t a, int16x1_t b)
{
  return vqrshlh_s16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqrshl\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqrshls_s32 (int32x1_t a, int32x1_t b)
{
  return vqrshls_s32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqrshl\\td\[0-9\]+" 1 } } */

int64x1_t
test_vqrshld_s64 (int64x1_t a, int64x1_t b)
{
  return vqrshld_s64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqrshl\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vqrshlb_u8 (uint8x1_t a, uint8x1_t b)
{
  return vqrshlb_u8 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqrshl\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vqrshlh_u16 (uint16x1_t a, uint16x1_t b)
{
  return vqrshlh_u16 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqrshl\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vqrshls_u32 (uint32x1_t a, uint32x1_t b)
{
  return vqrshls_u32 (a, b);
}

/* { dg-final { scan-assembler-times "\\tuqrshl\\td\[0-9\]+" 1 } } */

uint64x1_t
test_vqrshld_u64 (uint64x1_t a, uint64x1_t b)
{
  return vqrshld_u64 (a, b);
}

/* { dg-final { scan-assembler-times "\\tsqshlu\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqshlub_n_s8 (int8x1_t a)
{
  return vqshlub_n_s8 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsqshlu\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqshluh_n_s16 (int16x1_t a)
{
  return vqshluh_n_s16 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tsqshlu\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqshlus_n_s32 (int32x1_t a)
{
  return vqshlus_n_s32 (a, 5);
}

/* { dg-final { scan-assembler-times "\\tsqshlu\\td\[0-9\]+" 1 } } */

int64x1_t
test_vqshlud_n_s64 (int64x1_t a)
{
  return vqshlud_n_s64 (a, 6);
}

/* { dg-final { scan-assembler-times "\\tsqshl\\tb\[0-9\]+" 2 } } */

int8x1_t
test_vqshlb_s8 (int8x1_t a, int8x1_t b)
{
  return vqshlb_s8 (a, b);
}

int8x1_t
test_vqshlb_n_s8 (int8x1_t a)
{
  return vqshlb_n_s8 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tsqshl\\th\[0-9\]+" 2 } } */

int16x1_t
test_vqshlh_s16 (int16x1_t a, int16x1_t b)
{
  return vqshlh_s16 (a, b);
}

int16x1_t
test_vqshlh_n_s16 (int16x1_t a)
{
  return vqshlh_n_s16 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsqshl\\ts\[0-9\]+" 2 } } */

int32x1_t
test_vqshls_s32 (int32x1_t a, int32x1_t b)
{
  return vqshls_s32 (a, b);
}

int32x1_t
test_vqshls_n_s32 (int32x1_t a)
{
  return vqshls_n_s32 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tsqshl\\td\[0-9\]+" 2 } } */

int64x1_t
test_vqshld_s64 (int64x1_t a, int64x1_t b)
{
  return vqshld_s64 (a, b);
}

int64x1_t
test_vqshld_n_s64 (int64x1_t a)
{
  return vqshld_n_s64 (a, 5);
}

/* { dg-final { scan-assembler-times "\\tuqshl\\tb\[0-9\]+" 2 } } */

uint8x1_t
test_vqshlb_u8 (uint8x1_t a, uint8x1_t b)
{
  return vqshlb_u8 (a, b);
}

uint8x1_t
test_vqshlb_n_u8 (uint8x1_t a)
{
  return vqshlb_n_u8 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tuqshl\\th\[0-9\]+" 2 } } */

uint16x1_t
test_vqshlh_u16 (uint16x1_t a, uint16x1_t b)
{
  return vqshlh_u16 (a, b);
}

uint16x1_t
test_vqshlh_n_u16 (uint16x1_t a)
{
  return vqshlh_n_u16 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tuqshl\\ts\[0-9\]+" 2 } } */

uint32x1_t
test_vqshls_u32 (uint32x1_t a, uint32x1_t b)
{
  return vqshls_u32 (a, b);
}

uint32x1_t
test_vqshls_n_u32 (uint32x1_t a)
{
  return vqshls_n_u32 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tuqshl\\td\[0-9\]+" 2 } } */

uint64x1_t
test_vqshld_u64 (uint64x1_t a, uint64x1_t b)
{
  return vqshld_u64 (a, b);
}

uint64x1_t
test_vqshld_n_u64 (uint64x1_t a)
{
  return vqshld_n_u64 (a, 5);
}

/* { dg-final { scan-assembler-times "\\tsqshrun\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqshrunh_n_s16 (int16x1_t a)
{
  return vqshrunh_n_s16 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tsqshrun\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqshruns_n_s32 (int32x1_t a)
{
  return vqshruns_n_s32 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsqshrun\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqshrund_n_s64 (int64x1_t a)
{
  return vqshrund_n_s64 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tsqrshrun\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqrshrunh_n_s16 (int16x1_t a)
{
  return vqrshrunh_n_s16 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tsqrshrun\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqrshruns_n_s32 (int32x1_t a)
{
  return vqrshruns_n_s32 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsqrshrun\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqrshrund_n_s64 (int64x1_t a)
{
  return vqrshrund_n_s64 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tsqshrn\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqshrnh_n_s16 (int16x1_t a)
{
  return vqshrnh_n_s16 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tsqshrn\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqshrns_n_s32 (int32x1_t a)
{
  return vqshrns_n_s32 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsqshrn\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqshrnd_n_s64 (int64x1_t a)
{
  return vqshrnd_n_s64 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tuqshrn\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vqshrnh_n_u16 (uint16x1_t a)
{
  return vqshrnh_n_u16 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tuqshrn\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vqshrns_n_u32 (uint32x1_t a)
{
  return vqshrns_n_u32 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tuqshrn\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vqshrnd_n_u64 (uint64x1_t a)
{
  return vqshrnd_n_u64 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tsqrshrn\\tb\[0-9\]+" 1 } } */

int8x1_t
test_vqrshrnh_n_s16 (int16x1_t a)
{
  return vqrshrnh_n_s16 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tsqrshrn\\th\[0-9\]+" 1 } } */

int16x1_t
test_vqrshrns_n_s32 (int32x1_t a)
{
  return vqrshrns_n_s32 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tsqrshrn\\ts\[0-9\]+" 1 } } */

int32x1_t
test_vqrshrnd_n_s64 (int64x1_t a)
{
  return vqrshrnd_n_s64 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tuqrshrn\\tb\[0-9\]+" 1 } } */

uint8x1_t
test_vqrshrnh_n_u16 (uint16x1_t a)
{
  return vqrshrnh_n_u16 (a, 2);
}

/* { dg-final { scan-assembler-times "\\tuqrshrn\\th\[0-9\]+" 1 } } */

uint16x1_t
test_vqrshrns_n_u32 (uint32x1_t a)
{
  return vqrshrns_n_u32 (a, 3);
}

/* { dg-final { scan-assembler-times "\\tuqrshrn\\ts\[0-9\]+" 1 } } */

uint32x1_t
test_vqrshrnd_n_u64 (uint64x1_t a)
{
  return vqrshrnd_n_u64 (a, 4);
}

/* { dg-final { scan-assembler-times "\\tlsl\\tx\[0-9\]+" 2 } } */

int64x1_t
test_vshl_n_s64 (int64x1_t a)
{
  return vshld_n_s64 (a, 9);
}

uint64x1_t
test_vshl_n_u64 (uint64x1_t a)
{
  return vshld_n_u64 (a, 9);
}

/* { dg-final { scan-assembler-times "\\tsli\\td\[0-9\]+" 2 } } */

int64x1_t
test_vsli_n_s64 (int64x1_t a, int64x1_t b)
{
  return vslid_n_s64 (a, b, 9);
}

uint64x1_t
test_vsli_n_u64 (uint64x1_t a, uint64x1_t b)
{
  return vslid_n_u64 (a, b, 9);
}

/* { dg-final { scan-assembler-times "\\tsri\\td\[0-9\]+" 2 } } */

int64x1_t
test_vsri_n_s64 (int64x1_t a, int64x1_t b)
{
  return vsrid_n_s64 (a, b, 9);
}

uint64x1_t
test_vsri_n_u64 (uint64x1_t a, uint64x1_t b)
{
  return vsrid_n_u64 (a, b, 9);
}