1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/* { dg-do compile } */
/* { dg-options "-O2" } */
long v = 0;
long
atomic_fetch_add_RELAXED (long a)
{
return __atomic_fetch_add (&v, a, __ATOMIC_RELAXED);
}
long
atomic_fetch_sub_RELAXED (long a)
{
return __atomic_fetch_sub (&v, a, __ATOMIC_RELAXED);
}
long
atomic_fetch_and_RELAXED (long a)
{
return __atomic_fetch_and (&v, a, __ATOMIC_RELAXED);
}
long
atomic_fetch_nand_RELAXED (long a)
{
return __atomic_fetch_nand (&v, a, __ATOMIC_RELAXED);
}
long
atomic_fetch_xor_RELAXED (long a)
{
return __atomic_fetch_xor (&v, a, __ATOMIC_RELAXED);
}
long
atomic_fetch_or_RELAXED (long a)
{
return __atomic_fetch_or (&v, a, __ATOMIC_RELAXED);
}
/* { dg-final { scan-assembler-times "ldxr\tx\[0-9\]+, \\\[x\[0-9\]+\\\]" 6 {target lp64} } } */
/* { dg-final { scan-assembler-times "ldxr\tw\[0-9\]+, \\\[x\[0-9\]+\\\]" 6 {target ilp32} } } */
/* { dg-final { scan-assembler-times "stxr\tw\[0-9\]+, x\[0-9\]+, \\\[x\[0-9\]+\\\]" 6 {target lp64} } } */
/* { dg-final { scan-assembler-times "stxr\tw\[0-9\]+, w\[0-9\]+, \\\[x\[0-9\]+\\\]" 6 {target ilp32} } } */
|
