blob: a80a5a81390148e9c0673cdfa8da47101e5d4f2b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
/* PR middle-end/38533 */
/* { dg-do compile } */
/* { dg-options "-O2 --param tree-reassoc-width=1 -fdump-tree-reassoc1" } */
#define A asm volatile ("" : "=r" (f) : "0" (0)); e |= f;
#define B A A A A A A A A A A A
#define C B B B B B B B B B B B
int
foo (void)
{
int e = 0, f;
C C B B B B B A A A A A A
return e;
}
int
main (void)
{
if (foo ())
__builtin_abort ();
return 0;
}
/* Verify that reassoc hasn't increased register pressure too much
by moving all bitwise ors after the last __asm__. There should
be exactly 2 (first) __asm__ stmts with no intervening stmts,
all others should have some bitwise or in between. */
/* { dg-final { scan-tree-dump-times "__asm__\[^;\n]*;\n *__asm__" 1 "reassoc1"} } */
/* { dg-final { cleanup-tree-dump "reassoc1" } } */
|
