blob: 028bd17c07057295fa2422fb88144d2dbbe27aac (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
/* PR target/13380.
On m32r, the condition code register, (reg:SI 17), was replaced with
a pseudo reg, which would cause an unrecognized insn. */
void
foo (unsigned int a, unsigned int b)
{
if (a > b)
{
while (a)
{
switch (b)
{
default:
a = 0;
case 2:
a = 0;
case 1:
a = 0;
case 0:
;
}
}
}
}
|
