1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
;; ARM Cortex-M4 pipeline description
;; Copyright (C) 2010 Free Software Foundation, Inc.
;; Contributed by CodeSourcery.
;;
;; This file is part of GCC.
;;
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.
;;
;; GCC is distributed in the hope that it will be useful, but
;; WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
;; General Public License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
(define_automaton "cortex_m4")
;; We model the pipelining of LDR instructions by using two artificial units.
(define_cpu_unit "cortex_m4_a" "cortex_m4")
(define_cpu_unit "cortex_m4_b" "cortex_m4")
(define_reservation "cortex_m4_ex" "cortex_m4_a+cortex_m4_b")
;; ALU and multiply is one cycle.
(define_insn_reservation "cortex_m4_alu" 1
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "alu,alu_shift,alu_shift_reg,mult"))
"cortex_m4_ex")
;; Byte, half-word and word load is two cycles.
(define_insn_reservation "cortex_m4_load1" 2
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "load_byte,load1"))
"cortex_m4_a, cortex_m4_b")
;; str rx, [ry, #imm] is always one cycle.
(define_insn_reservation "cortex_m4_store1_1" 1
(and (and (eq_attr "tune" "cortexm4")
(eq_attr "type" "store1"))
(match_test "arm_address_offset_is_imm (insn)"))
"cortex_m4_a")
;; Other byte, half-word and word load is two cycles.
(define_insn_reservation "cortex_m4_store1_2" 2
(and (and (eq_attr "tune" "cortexm4")
(eq_attr "type" "store1"))
(not (match_test "arm_address_offset_is_imm (insn)")))
"cortex_m4_a*2")
(define_insn_reservation "cortex_m4_load2" 3
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "load2"))
"cortex_m4_ex*3")
(define_insn_reservation "cortex_m4_store2" 3
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "store2"))
"cortex_m4_ex*3")
(define_insn_reservation "cortex_m4_load3" 4
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "load3"))
"cortex_m4_ex*4")
(define_insn_reservation "cortex_m4_store3" 4
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "store3"))
"cortex_m4_ex*4")
(define_insn_reservation "cortex_m4_load4" 5
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "load4"))
"cortex_m4_ex*5")
(define_insn_reservation "cortex_m4_store4" 5
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "store4"))
"cortex_m4_ex*5")
;; If the address of load or store depends on the result of the preceding
;; instruction, the latency is increased by one.
(define_bypass 2 "cortex_m4_alu"
"cortex_m4_load1"
"arm_early_load_addr_dep")
(define_bypass 2 "cortex_m4_alu"
"cortex_m4_store1_1,cortex_m4_store1_2"
"arm_early_store_addr_dep")
(define_insn_reservation "cortex_m4_branch" 3
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "branch"))
"cortex_m4_ex*3")
(define_insn_reservation "cortex_m4_call" 3
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "call"))
"cortex_m4_ex*3")
(define_insn_reservation "cortex_m4_block" 1
(and (eq_attr "tune" "cortexm4")
(eq_attr "type" "block"))
"cortex_m4_ex")
|
