/* PR target/40838 */
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */

typedef int v4si __attribute__ ((vector_size (16)));

extern v4si y(v4si *s3);

extern v4si s1, s2;

v4si x(void)
{
  v4si s3 = s1 + s2;
  return y(&s3);
}

/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */