aboutsummaryrefslogtreecommitdiffstats
path: root/gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c
diff options
context:
space:
mode:
Diffstat (limited to 'gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c')
-rw-r--r--gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c8
1 files changed, 2 insertions, 6 deletions
diff --git a/gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c b/gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c
index 2d1b12969..8d7d88458 100644
--- a/gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c
+++ b/gcc-4.9/gcc/testsuite/gcc.target/mips/oddspreg-5.c
@@ -1,10 +1,6 @@
-/* Check that we disable odd-numbered single precision registers and can
- still generate code. */
+/* Check that -mno-odd-spreg is not supported with -mabi=64. */
/* { dg-options "-mabi=64 -mno-odd-spreg -mhard-float" } */
-
-#if _MIPS_SPFPSET != 32
-#error "Incorrect number of single-precision registers reported"
-#endif
+/* { dg-error "unsupported combination" "" { target *-*-* } 0 } */
float a;
float