diff options
author | Andrew Hsieh <andrewhsieh@google.com> | 2014-04-14 21:03:03 -0700 |
---|---|---|
committer | Andrew Hsieh <andrewhsieh@google.com> | 2014-04-22 16:16:09 -0700 |
commit | ab583b7ca09ec4411ef84a61f109082e0e9d1ffc (patch) | |
tree | fdb0ce81cd50f6589026c319e97190478a5d6fe6 /gcc-4.9 | |
parent | 26a5e0c0f1417896741ed8532729c2ad085c6338 (diff) | |
download | toolchain_gcc-ab583b7ca09ec4411ef84a61f109082e0e9d1ffc.tar.gz toolchain_gcc-ab583b7ca09ec4411ef84a61f109082e0e9d1ffc.tar.bz2 toolchain_gcc-ab583b7ca09ec4411ef84a61f109082e0e9d1ffc.zip |
[4.9] Add new GCC/MIPS option -mldc1-sdc1
See 6e6510c702f12bc6320681075cc0ba8dc2c814a7
Change-Id: Ic0d11dc74396785a73ae8477e4d5ce46c031f091
Diffstat (limited to 'gcc-4.9')
-rw-r--r-- | gcc-4.9/gcc/config/mips/mips.h | 4 | ||||
-rw-r--r-- | gcc-4.9/gcc/config/mips/mips.opt | 4 |
2 files changed, 6 insertions, 2 deletions
diff --git a/gcc-4.9/gcc/config/mips/mips.h b/gcc-4.9/gcc/config/mips/mips.h index a786d4ce3..7e2d890cc 100644 --- a/gcc-4.9/gcc/config/mips/mips.h +++ b/gcc-4.9/gcc/config/mips/mips.h @@ -864,9 +864,9 @@ struct mips_cpu_info { || TARGET_LOONGSON_2EF) /* ISA has LDC1 and SDC1. */ -#define ISA_HAS_LDC1_SDC1 (!ISA_MIPS1 \ +#define ISA_HAS_LDC1_SDC1 ((!ISA_MIPS1 \ && !TARGET_MIPS5900 \ - && !TARGET_MIPS16) + && !TARGET_MIPS16) && TARGET_LDC1_SDC1) /* ISA has the mips4 FP condition code instructions: FP-compare to CC, branch on CC, and move (both FP and non-FP) on CC. */ diff --git a/gcc-4.9/gcc/config/mips/mips.opt b/gcc-4.9/gcc/config/mips/mips.opt index 6ee539837..835f611a5 100644 --- a/gcc-4.9/gcc/config/mips/mips.opt +++ b/gcc-4.9/gcc/config/mips/mips.opt @@ -267,6 +267,10 @@ mips3d Target Report RejectNegative Var(TARGET_MIPS3D) Use MIPS-3D instructions +mldc1-sdc1 +Target Report Var(TARGET_LDC1_SDC1) Init(1) +Use ldc1 and sdc1 instruction + mllsc Target Report Mask(LLSC) Use ll, sc and sync instructions |