diff options
| author | Caroline Tice <cmtice@google.com> | 2018-01-08 10:25:12 -0800 |
|---|---|---|
| committer | Caroline Tice <cmtice@google.com> | 2018-01-08 10:25:12 -0800 |
| commit | deec799746e92ab0487eca489499ade08a2610bf (patch) | |
| tree | 9a2c42ca86130fa98e61c5d7bfb7e890f501a066 /gcc-4.9/gcc/config/i386/i386-protos.h | |
| parent | dca601e5d2b032ac5cca1df90ac56077ccf5d665 (diff) | |
| download | toolchain_gcc-deec799746e92ab0487eca489499ade08a2610bf.tar.gz toolchain_gcc-deec799746e92ab0487eca489499ade08a2610bf.tar.bz2 toolchain_gcc-deec799746e92ab0487eca489499ade08a2610bf.zip | |
[GCC] Commit retpoline patch code, for fixing security issues.
This applies the Intel GCC code patches, to allow compiling
with appropriate flags for mitigating the indirect branch variant of
the speculative execution security flaw.
Bug: None
Test: This is already in place in ChromeOS and has been tested on
the ChromeOS kernels.
Change-Id: Ideffb433b697f1fe7e4ca2c1eaa968160abfcc8b
Diffstat (limited to 'gcc-4.9/gcc/config/i386/i386-protos.h')
| -rw-r--r-- | gcc-4.9/gcc/config/i386/i386-protos.h | 12 |
1 files changed, 2 insertions, 10 deletions
diff --git a/gcc-4.9/gcc/config/i386/i386-protos.h b/gcc-4.9/gcc/config/i386/i386-protos.h index fc0eb53f8..e2c462a71 100644 --- a/gcc-4.9/gcc/config/i386/i386-protos.h +++ b/gcc-4.9/gcc/config/i386/i386-protos.h @@ -28,16 +28,6 @@ extern bool ix86_target_stack_probe (void); extern bool ix86_can_use_return_insn_p (void); extern void ix86_setup_frame_addresses (void); -/* Section names for function patch prologue and epilogue section. See - ix86_output_function_nops_prologue_epilogue() in i386.c for details. */ -#define FUNCTION_PATCH_PROLOGUE_SECTION "_function_patch_prologue" -#define FUNCTION_PATCH_EPILOGUE_SECTION "_function_patch_epilogue" - -extern bool ix86_output_function_nops_prologue_epilogue (FILE *, - const char *, - const char *, - int); - extern HOST_WIDE_INT ix86_initial_elimination_offset (int, int); extern void ix86_expand_prologue (void); extern void ix86_maybe_emit_epilogue_vzeroupper (void); @@ -322,6 +312,8 @@ extern enum attr_cpu ix86_schedule; #endif extern const char * ix86_output_call_insn (rtx insn, rtx call_op); +extern const char * ix86_output_indirect_jmp (rtx call_op, bool ret_p); +extern const char * ix86_output_function_return (bool long_p); extern bool adjacent_mem_locations (rtx mem1, rtx mem2); #ifdef RTX_CODE |