diff options
| author | Jing Yu <jingyu@google.com> | 2010-07-22 14:03:48 -0700 |
|---|---|---|
| committer | Jing Yu <jingyu@google.com> | 2010-07-22 14:03:48 -0700 |
| commit | b094d6c4bf572654a031ecc4afe675154c886dc5 (patch) | |
| tree | 89394c56b05e13a5413ee60237d65b0214fd98e2 /gcc-4.4.3/gcc/config/rs6000/t-spe | |
| parent | dc34721ac3bf7e3c406fba8cfe9d139393345ec5 (diff) | |
| download | toolchain_gcc-b094d6c4bf572654a031ecc4afe675154c886dc5.tar.gz toolchain_gcc-b094d6c4bf572654a031ecc4afe675154c886dc5.tar.bz2 toolchain_gcc-b094d6c4bf572654a031ecc4afe675154c886dc5.zip | |
commit gcc-4.4.3 which is used to build gcc-4.4.3 Android toolchain in master.
The source is based on fsf gcc-4.4.3 and contains local patches which
are recorded in gcc-4.4.3/README.google.
Change-Id: Id8c6d6927df274ae9749196a1cc24dbd9abc9887
Diffstat (limited to 'gcc-4.4.3/gcc/config/rs6000/t-spe')
| -rw-r--r-- | gcc-4.4.3/gcc/config/rs6000/t-spe | 68 |
1 files changed, 68 insertions, 0 deletions
diff --git a/gcc-4.4.3/gcc/config/rs6000/t-spe b/gcc-4.4.3/gcc/config/rs6000/t-spe new file mode 100644 index 000000000..bd0b79593 --- /dev/null +++ b/gcc-4.4.3/gcc/config/rs6000/t-spe @@ -0,0 +1,68 @@ +# Multilibs for e500 + +FPBIT = fp-bit.c +DPBIT = dp-bit.c + +dp-bit.c: $(srcdir)/config/fp-bit.c + cat $(srcdir)/config/fp-bit.c > dp-bit.c + +fp-bit.c: $(srcdir)/config/fp-bit.c + echo '#define FLOAT' > fp-bit.c + cat $(srcdir)/config/fp-bit.c >> fp-bit.c + +LIBGCC = stmp-multilib +INSTALL_LIBGCC = install-multilib + +# What we really want are these variants: +# -mcpu=7400 +# -mcpu=7400 -maltivec -mabi=altivec +# -mcpu=7400 -msoft-float +# -msoft-float +# -mspe=no -mabi=no-spe -misel=no +# so we'll need to create exceptions later below. + +MULTILIB_OPTIONS = mcpu=7400 \ + maltivec \ + mabi=altivec \ + msoft-float \ + mspe=no \ + mabi=no-spe \ + misel=no \ + mlittle + +MULTILIB_DIRNAMES = mpc7400 altivec abi-altivec \ + nof no-spe no-abi-spe no-isel le + +MULTILIB_EXCEPTIONS = maltivec mabi=altivec mspe=no mabi=no-spe misel=no \ + maltivec/mabi=altivec \ + mcpu=7400/maltivec \ + mcpu=7400/mabi=altivec \ + *mcpu=7400/*mspe=no* \ + *mcpu=7400/*mabi=no-spe* \ + *mcpu=7400/*misel=no* \ + *maltivec/*msoft-float* \ + *maltivec/*mspe=no* \ + *maltivec/*mabi=no-spe* \ + *maltivec/*misel=no* \ + *mabi=altivec/*msoft-float* \ + *mabi=altivec/*mspe=no* \ + *mabi=altivec/*mabi=no-spe* \ + *mabi=altivec/*misel=no* \ + *msoft-float/*mspe=no* \ + *msoft-float/*mabi=no-spe* \ + *msoft-float/*misel=no* \ + mspe=no/mabi=no-spe \ + mspe=no/misel=no \ + mabi=no-spe/misel=no \ + misel=no/mlittle \ + mabi=no-spe/misel=no/mlittle \ + mspe=no/mlittle \ + mabi=spe/mlittle \ + mcpu=7400/mabi=altivec/mlittle \ + mcpu=7400/maltivec/mlittle \ + mabi=no-spe/mlittle \ + mspe=no/misel=no/mlittle \ + mspe=no/mabi=no-spe/mlittle \ + mabi=altivec/mlittle \ + maltivec/mlittle \ + maltivec/mabi=altivec/mlittle |