diff options
| author | Jing Yu <jingyu@google.com> | 2011-01-30 22:18:29 -0800 |
|---|---|---|
| committer | Jing Yu <jingyu@google.com> | 2011-01-30 22:18:29 -0800 |
| commit | 4a66e756636cb8364582ea503abd10d76f5b4aa3 (patch) | |
| tree | 9660204ec085888a0601a6460c967b204a63d5f3 /gcc-4.4.3/gcc/config/i386/i386.opt | |
| parent | b6be42e837844cce5283f42fcfac31e6d66a277d (diff) | |
| download | toolchain_gcc-4a66e756636cb8364582ea503abd10d76f5b4aa3.tar.gz toolchain_gcc-4a66e756636cb8364582ea503abd10d76f5b4aa3.tar.bz2 toolchain_gcc-4a66e756636cb8364582ea503abd10d76f5b4aa3.zip | |
Upgrade gcc-4.4.3 for Android toolchain.
- Backport upstream patches to support arm hardfp.
- Backport gcc-4.5 patches to support -march=atom. Now it is
able to build atom toolchain with glibc from this branch
- Develop a bunch of optimizations
- Fix a few arm dejagnu failures
To-do list:
- Support Android/atom
- Fix ia32 bootstrap failure
Change-Id: I5e10dcd21620d4d8ca984d1d1707a76067e61691
Diffstat (limited to 'gcc-4.4.3/gcc/config/i386/i386.opt')
| -rw-r--r-- | gcc-4.4.3/gcc/config/i386/i386.opt | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/gcc-4.4.3/gcc/config/i386/i386.opt b/gcc-4.4.3/gcc/config/i386/i386.opt index 05727be7b..c2562e48d 100644 --- a/gcc-4.4.3/gcc/config/i386/i386.opt +++ b/gcc-4.4.3/gcc/config/i386/i386.opt @@ -232,6 +232,10 @@ mtune= Target RejectNegative Joined Var(ix86_tune_string) Schedule code for given CPU +mabi= +Target RejectNegative Joined Var(ix86_abi_string) +Generate code that conforms to the given ABI + mveclibabi= Target RejectNegative Joined Var(ix86_veclibabi_string) Vector library ABI to use @@ -323,6 +327,10 @@ msse5 Target Report Mask(ISA_SSE5) Var(ix86_isa_flags) VarExists Save Support SSE5 built-in functions and code generation +mlwp +Target Report Mask(ISA_LWP) Var(ix86_isa_flags) VarExists Save +Support LWP built-in functions and code generation + mabm Target Report Mask(ISA_ABM) Var(ix86_isa_flags) VarExists Save Support code generation of Advanced Bit Manipulation (ABM) instructions. @@ -339,6 +347,10 @@ msahf Target Report Mask(ISA_SAHF) Var(ix86_isa_flags) VarExists Save Support code generation of sahf instruction in 64bit x86-64 code. +mmovbe +Target Report Mask(ISA_MOVBE) Var(ix86_isa_flags) VarExists Save +Support code generation of movbe instruction. + maes Target Report Mask(ISA_AES) Var(ix86_isa_flags) VarExists Save Support AES built-in functions and code generation |