summaryrefslogtreecommitdiffstats
path: root/binutils-2.25/gas/testsuite/gas/i386/avx512er-rcigrne.d
diff options
context:
space:
mode:
Diffstat (limited to 'binutils-2.25/gas/testsuite/gas/i386/avx512er-rcigrne.d')
-rw-r--r--binutils-2.25/gas/testsuite/gas/i386/avx512er-rcigrne.d32
1 files changed, 32 insertions, 0 deletions
diff --git a/binutils-2.25/gas/testsuite/gas/i386/avx512er-rcigrne.d b/binutils-2.25/gas/testsuite/gas/i386/avx512er-rcigrne.d
new file mode 100644
index 00000000..a14adf58
--- /dev/null
+++ b/binutils-2.25/gas/testsuite/gas/i386/avx512er-rcigrne.d
@@ -0,0 +1,32 @@
+#as: -mevexrcig=rne
+#objdump: -dw
+#name: i386 AVX512ER rcig insns
+#source: avx512er-rcig.s
+
+.*: +file format .*
+
+
+Disassembly of section \.text:
+
+00000000 <_start>:
+[ ]*[a-f0-9]+:[ ]*62 f2 7d 18 c8 f5[ ]*vexp2ps \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 fd 18 c8 f5[ ]*vexp2pd \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 7d 18 ca f5[ ]*vrcp28ps \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 fd 18 ca f5[ ]*vrcp28pd \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 55 1f cb f4[ ]*vrcp28ss \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 d5 1f cb f4[ ]*vrcp28sd \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 7d 18 cc f5[ ]*vrsqrt28ps \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 fd 18 cc f5[ ]*vrsqrt28pd \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 55 1f cd f4[ ]*vrsqrt28ss \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 d5 1f cd f4[ ]*vrsqrt28sd \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 7d 18 c8 f5[ ]*vexp2ps \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 fd 18 c8 f5[ ]*vexp2pd \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 7d 18 ca f5[ ]*vrcp28ps \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 fd 18 ca f5[ ]*vrcp28pd \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 55 1f cb f4[ ]*vrcp28ss \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 d5 1f cb f4[ ]*vrcp28sd \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 7d 18 cc f5[ ]*vrsqrt28ps \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 fd 18 cc f5[ ]*vrsqrt28pd \{sae\},%zmm5,%zmm6
+[ ]*[a-f0-9]+:[ ]*62 f2 55 1f cd f4[ ]*vrsqrt28ss \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+[ ]*[a-f0-9]+:[ ]*62 f2 d5 1f cd f4[ ]*vrsqrt28sd \{sae\},%xmm4,%xmm5,%xmm6\{%k7\}
+#pass