aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Use only static pattern rules for Android makefileshistory/mesa-before-lima-updateJoonas Kylmälä2020-04-121-2/+5
* Support AOSP 10 buildsJoonas Kylmälä2020-04-041-0/+2
* android: Enable llvmpipe when using the swrast driverreplicant-9Ricardo 'Grim' Cabrita2019-07-224-2/+50
* android: Switch LLVM shared lib according to Android versionRicardo 'Grim' Cabrita2019-07-221-5/+9
* egl/dri2: Allow using kms_swrast with exynos driverRicardo 'Grim' Cabrita2019-07-221-2/+3
* Use DRM render node for software renderingJoonas Kylmälä2019-07-221-1/+1
* intel/compiler: Use nir_opt_conditional_discardCaio Marcelo de Oliveira Filho2019-07-221-0/+1
* pan/decode: Disable magic divisor debuggingAlyssa Rosenzweig2019-07-221-0/+2
* pan/midgard: Report spills:fills to shader-dbAlyssa Rosenzweig2019-07-223-2/+12
* panfrost/midgard: Reenable pipeline register creationAlyssa Rosenzweig2019-07-221-10/+9
* panfrost/midgard: Report tls_sizeAlyssa Rosenzweig2019-07-224-0/+13
* panfrost: Set `initialized` in more casesAlyssa Rosenzweig2019-07-222-10/+9
* panfrost/ci: Update expectationsAlyssa Rosenzweig2019-07-221-4/+0
* panfrost/midgard: Promote to *move*, not rewrite for non-SSAAlyssa Rosenzweig2019-07-221-2/+9
* panfrost/midgard: Dump MIR of RA failureAlyssa Rosenzweig2019-07-221-1/+3
* pan/midgard; Dump successor graph when printing MIRAlyssa Rosenzweig2019-07-221-2/+12
* pan/midgard: Remove debug statementAlyssa Rosenzweig2019-07-221-2/+0
* panfrost/midgard: Implement register spillingAlyssa Rosenzweig2019-07-224-54/+158
* panfrost/midgard: Add mir_has_arg helperAlyssa Rosenzweig2019-07-221-0/+12
* panfrost/midgard: Check write-before-read in liveness analysisAlyssa Rosenzweig2019-07-221-0/+13
* panfrost/midgard/disasm: Check for certain tag errorsAlyssa Rosenzweig2019-07-221-0/+18
* pan/midgard: Add OP_IS_CSEL helperAlyssa Rosenzweig2019-07-221-0/+7
* pan/midgard: Add mir_rewrite_index_src_single helperAlyssa Rosenzweig2019-07-222-6/+13
* pan/midgard: Ignore inline_constant in livenessAlyssa Rosenzweig2019-07-221-0/+3
* panfrost/midgard: Implement load/store scratch opcodesAlyssa Rosenzweig2019-07-224-2/+52
* pan/midg/disasm: Check for int varying opsAlyssa Rosenzweig2019-07-221-0/+4
* pan/midgard: Remove "aliasing"Alyssa Rosenzweig2019-07-222-96/+0
* panfrost: Promote uniform registers lateAlyssa Rosenzweig2019-07-226-82/+174
* pan/midgard: Call scheduler/RA in a loopAlyssa Rosenzweig2019-07-223-13/+27
* pan/midgard: Remove custom register selection callbackAlyssa Rosenzweig2019-07-221-19/+0
* radv: fix crash in vkCmdClearAttachments with unused attachmentSamuel Pitoiset2019-07-221-1/+1
* i965: free object labels when deletingSergii Romantsov2019-07-223-0/+3
* radv/gfx10: update descriptors for inline uniform blocksSamuel Pitoiset2019-07-221-3/+10
* radv/gfx10: emit the GS NGG prologue before the nested barrierSamuel Pitoiset2019-07-221-6/+1
* radv/gfx10: do not allocate space for the ZPASS_DONE bugSamuel Pitoiset2019-07-221-6/+8
* radv/gfx10: do not set ELEMENT_SIZE for buffer descriptorsSamuel Pitoiset2019-07-221-4/+4
* radv: clean up fill_geom_tess_rings()Samuel Pitoiset2019-07-221-25/+9
* radv: change a bunch of >= GFX9 to == GFX9Samuel Pitoiset2019-07-224-15/+15
* ac/nir: do not clamp shadow reference on GFX10Samuel Pitoiset2019-07-221-2/+6
* radv: move nir_opt_conditional_discard out of optimization loopDaniel Schürmann2019-07-221-1/+1
* v3d: fill logicop_func in the fragment shader key when precompiling shadersIago Toral Quiroga2019-07-221-0/+2
* v3d: Avoid scheduling an instruction that stalls waiting for SFU retvalJose Maria Casanova Crespo2019-07-221-4/+23
* v3d: add shader-db stat to count SFU stallsJose Maria Casanova Crespo2019-07-225-14/+74
* radv: replace memset()+strcpy() with snprintf()Eric Engestrom2019-07-211-3/+1
* radv: drop unnecessary memset() before snprintf()Eric Engestrom2019-07-211-1/+0
* radv: Fix uninitialized warning.Bas Nieuwenhuizen2019-07-211-1/+2
* virgl: fix a sync issue in virgl_buffer_transfer_extendChia-I Wu2019-07-191-62/+15
* virgl: rework virgl_transfer_queue_extendChia-I Wu2019-07-193-25/+24
* virgl: fix virgl_buffer_transfer_extendChia-I Wu2019-07-191-0/+1
* radeonsi: initialize scissor registers etc. without clear stateMarek Olšák2019-07-191-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-09 02:16:36 +0000