1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
|
///*****************************************************************************
//*
//* Copyright (C) 2012 Ittiam Systems Pvt Ltd, Bangalore
//*
//* Licensed under the Apache License, Version 2.0 (the "License");
//* you may not use this file except in compliance with the License.
//* You may obtain a copy of the License at:
//*
//* http://www.apache.org/licenses/LICENSE-2.0
//*
//* Unless required by applicable law or agreed to in writing, software
//* distributed under the License is distributed on an "AS IS" BASIS,
//* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
//* See the License for the specific language governing permissions and
//* limitations under the License.
//*
//*****************************************************************************/
///**
//*******************************************************************************
//* ,:file
//* ihevc_sao_edge_offset_class2.s
//*
//* ,:brief
//* Contains function definitions for inter prediction interpolation.
//* Functions are coded using NEON intrinsics and can be compiled using@ ARM
//* RVCT
//*
//* ,:author
//* Parthiban V
//*
//* ,:par List of Functions:
//*
//*
//* ,:remarks
//* None
//*
//*******************************************************************************
//*/
//void ihevc_sao_edge_offset_class2(UWORD8 *pu1_src,
// WORD32 src_strd,
// UWORD8 *pu1_src_left,
// UWORD8 *pu1_src_top,
// UWORD8 *pu1_src_top_left,
// UWORD8 *pu1_src_top_right,
// UWORD8 *pu1_src_bot_left,
// UWORD8 *pu1_avail,
// WORD8 *pi1_sao_offset,
// WORD32 wd,
// WORD32 ht)
//**************Variables Vs Registers*****************************************
//x0 => *pu1_src
//x1 => src_strd
//x2 => *pu1_src_left
//x3 => *pu1_src_top
//x4 => *pu1_src_top_left
//x5 => *pu1_avail
//x6 => *pi1_sao_offset
//x7 => wd
//x8=> ht
.text
.p2align 2
.include "ihevc_neon_macros.s"
.globl gi1_table_edge_idx
.globl ihevc_sao_edge_offset_class2_av8
ihevc_sao_edge_offset_class2_av8:
// STMFD sp!,{x4-x12,x14} //stack stores the values of the arguments
MOV x5,x7 //Loads pu1_avail
LDR x6,[sp] //Loads pi1_sao_offset
LDR w7,[sp,#8] //Loads wd
LDR w8,[sp,#16] //Loads ht
MOV x16,x7 // wd
MOV x17,x8 // ht
stp x19, x20,[sp,#-16]!
stp x21, x22,[sp,#-16]!
stp x23, x24,[sp,#-16]!
SUB x9,x7,#1 //wd - 1
LDRB w10,[x3,x9] //pu1_src_top[wd - 1]
MOV x19,x0 //Store pu1_src in sp
MOV x21,x2 //Store pu1_src_left in sp
MOV x22,x3 //Store pu1_src_top in sp
MOV x23,x5 //Store pu1_avail in sp
MOV x24,x4 //Store pu1_src_top_left in sp
MOV x9,x7 //Move width to x9 for loop count
SUB sp,sp,#0xA0 //Decrement the stack pointer to store some temp arr values
STRB w10,[sp] //u1_src_top_left_tmp = pu1_src_top[wd - 1]
SUB x10,x8,#1 //ht-1
madd x11, x10, x1, x0 //pu1_src[(ht - 1) * src_strd + col]
ADD x12,sp,#0x02 //temp array
AU1_SRC_TOP_LOOP:
LD1 {v0.8b},[x11],#8 //pu1_src[(ht - 1) * src_strd + col]
SUBS x9,x9,#8 //Decrement the loop count by 8
ST1 {v0.8b},[x12],#8 //au1_src_top_tmp[col] = pu1_src[(ht - 1) * src_strd + col]
BNE AU1_SRC_TOP_LOOP
PU1_AVAIL_4_LOOP:
LDRB w10,[x5,#4] //pu1_avail[4]
CMP x10,#0
LDRB w9,[x0] //u1_pos_0_0_tmp = pu1_src[0]
BEQ PU1_AVAIL_7_LOOP
LDRB w11,[x4] //pu1_src_top_left[0]
ADD x14,x0,x1 //pu1_src + src_strd
SUBS x12,x9,x11 //pu1_src[0] - pu1_src_top_left[0]
LDRB w4,[x14,#1] //pu1_src[1 + src_strd]
movn x20,#0
csel x12, x20, x12,LT
MOV x20,#1
csel x12, x20, x12,GT //SIGN(pu1_src[0] - pu1_src_top_left[0])
ADRP x14, :got:gi1_table_edge_idx //table pointer
LDR x14, [x14, #:got_lo12:gi1_table_edge_idx]
SUBS x11,x9,x4 //pu1_src[0] - pu1_src[1 + src_strd]
movn x20,#0
csel x11, x20, x11,LT
MOV x20,#1
csel x11, x20, x11,GT //SIGN(pu1_src[0] - pu1_src[1 + src_strd])
ADD x4,x12,x11 //SIGN(pu1_src[0] - pu1_src_top_left[0]) + SIGN(pu1_src[0] - pu1_src[1 + src_strd])
ADD x4,x4,#2 //edge_idx
LDRSB x12,[x14,x4] //edge_idx = gi1_table_edge_idx[edge_idx]
CMP x12,#0 //0 != edge_idx
BEQ PU1_AVAIL_7_LOOP
LDRSB x10,[x6,x12] //pi1_sao_offset[edge_idx]
ADD x9,x9,x10 //pu1_src[0] + pi1_sao_offset[edge_idx]
mov x20,#255
cmp x9,x20
csel x9, x20, x9, ge //u1_pos_0_0_tmp = CLIP3(pu1_src[0] + pi1_sao_offset[edge_idx], 0, (1 << bit_depth) - 1)
PU1_AVAIL_7_LOOP:
LDRB w14,[x5,#7] //pu1_avail[7]
CMP x14,#0
SUB x10,x7,#1 //wd - 1
SUB x11,x8,#1 //ht - 1
madd x12, x11, x1, x10 //wd - 1 + (ht - 1) * src_strd
ADD x12,x12,x0 //pu1_src[wd - 1 + (ht - 1) * src_strd]
LDRB w10,[x12] //u1_pos_wd_ht_tmp = pu1_src[wd - 1 + (ht - 1) * src_strd]
BEQ PU1_AVAIL
SUB x4,x12,x1 //pu1_src[(wd - 1 + (ht - 1) * src_strd) - src_strd]
SUB x4,x4,#1
LDRB w11,[x4] //Load pu1_src[wd - 1 + (ht - 1) * src_strd - 1 - src_strd]
ADD x4,x4,#1
ADD x14,x12,x1 //pu1_src[(wd - 1 + (ht - 1) * src_strd) + src_strd]
SUBS x11,x10,x11 //pu1_src[wd - 1 + (ht - 1) * src_strd] - pu1_src[wd - 1 + (ht - 1) * src_strd- 1 - src_strd]
LDRB w4,[x14,#1] //Load pu1_src[wd - 1 + (ht - 1) * src_strd + 1 + src_strd]
movn x20,#0
csel x11, x20, x11,LT
MOV x20,#1
csel x11, x20, x11,GT //SIGN(pu1_src[wd - 1 + (ht - 1) * src_strd] - pu1_src[wd - 1 + (ht - 1) * src_strd- 1 - src_strd])
SUBS x4,x10,x4 //pu1_src[wd - 1 + (ht - 1) * src_strd] - pu1_src[wd - 1 + (ht - 1) * src_strd + 1 + src_strd]
movn x20,#0
csel x4, x20, x4,LT
MOV x20,#1
csel x4, x20, x4,GT //SIGN(pu1_src[wd - 1 + (ht - 1) * src_strd] - pu1_src[wd - 1 + (ht - 1) * src_strd + 1 + src_strd])
ADD x11,x11,x4 //Add 2 sign value
ADD x11,x11,#2 //edge_idx
ADRP x14, :got:gi1_table_edge_idx //table pointer
LDR x14, [x14, #:got_lo12:gi1_table_edge_idx]
LDRSB x12,[x14,x11] //edge_idx = gi1_table_edge_idx[edge_idx]
CMP x12,#0
BEQ PU1_AVAIL
LDRSB x11,[x6,x12] //pi1_sao_offset[edge_idx]
ADD x10,x10,x11 //pu1_src[wd - 1 + (ht - 1) * src_strd] + pi1_sao_offset[edge_idx]
mov x20,#255
cmp x10,x20
csel x10, x20, x10, ge //u1_pos_wd_ht_tmp = CLIP3(pu1_src[wd - 1 + (ht - 1) * src_strd] + pi1_sao_offset[edge_idx], 0, (1 << bit_depth) - 1)
PU1_AVAIL:
MOV x12,x8 //Move ht
movi v0.16b, #2 //const_2 = vdupq_n_s8(2)
LDRB w11,[x5,#3] //pu1_avail[3]
MOV x14,x2 //Move pu1_src_left to pu1_src_left_cpy
movi v2.8h, #0 //const_min_clip = vdupq_n_s16(0)
CMP x11,#0
LDRB w5,[x5,#2] //pu1_avail[2]
movi v4.8h, #255 //const_max_clip = vdupq_n_u16((1 << bit_depth) - 1)
SUB x20,x12,#1 //ht_tmp--
csel x12, x20, x12,EQ
CMP x5,#0
LD1 {v7.8b},[x6] //offset_tbl = vld1_s8(pi1_sao_offset)
ADRP x11, :got:gi1_table_edge_idx //table pointer
LDR x11, [x11, #:got_lo12:gi1_table_edge_idx]
ADD x20,x0,x1 //pu1_src += src_strd
csel x0, x20, x0,EQ
LD1 {v6.8b},[x11] //edge_idx_tbl = vld1_s8(gi1_table_edge_idx)
SUB x20,x12,#1 //ht_tmp--
csel x12, x20, x12,EQ
MOV x6,x7 //move wd to x6 loop_count
movi v1.16b, #0xFF //au1_mask = vdupq_n_s8(-1)
ADD x20,x14,#1 //pu1_src_left_cpy += 1
csel x14, x20, x14,EQ
MOV x15,x0
CMP x7,#16 //Compare wd with 16
BLT WIDTH_RESIDUE //If not jump to WIDTH_RESIDUE where loop is unrolled for 8 case
CMP x8,#4 //Compare ht with 4
BLE WD_16_HT_4_LOOP //If jump to WD_16_HT_4_LOOP
WIDTH_LOOP_16:
MOV x7,x16 //Loads wd
MOV x5,x23 //Loads pu1_avail
CMP x6,x7 //col == wd
LDRb w20, [x5] //pu1_avail[0]
csel w8,w20,w8,EQ
MOV x20,#-1
csel x8, x20, x8,NE //au1_mask = vsetq_lane_s8(-1, au1_mask, 0)
mov v1.8b[0], w8 //au1_mask = vsetq_lane_s8((-1||pu1_avail[0]), au1_mask, 0)
CMP x6,#16 //if(col == 16)
BNE SKIP_AU1_MASK_VAL
LDRB w8,[x5,#1] //pu1_avail[1]
mov v1.16b[15], w8 //au1_mask = vsetq_lane_s8(pu1_avail[1], au1_mask, 15)
SKIP_AU1_MASK_VAL:
LDRB w11,[x5,#2] //pu1_avail[2]
CMP x11,#0
SUB x20,x0,x1 //pu1_src - src_strd
csel x8, x20, x8,EQ
csel x8, x3, x8,NE //pu1_src_top_cpy
SUB x8,x8,#1 //pu1_src_top_cpy - 1 || pu1_src - src_strd - 1
MOV x7,x16 //Loads wd
LD1 {v3.16b},[x8] //pu1_top_row = vld1q_u8(pu1_src - src_strd - 1) || vld1q_u8(pu1_src_top_cpy - 1)
ADD x3,x3,#16
ADD x5,sp,#0x42 //*au1_src_left_tmp
LD1 {v5.16b},[x0] //pu1_cur_row = vld1q_u8(pu1_src)
MOV x4,x17 //Loads ht
SUB x7,x7,x6 //(wd - col)
cmhi v17.16b, v5.16b , v3.16b //vcgtq_u8(pu1_cur_row, pu1_top_row)
MOV x8,x19 //Loads *pu1_src
ADD x7,x7,#15 //15 + (wd - col)
cmhi v16.16b, v3.16b , v5.16b //vcltq_u8(pu1_cur_row, pu1_top_row)
ADD x7,x8,x7 //pu1_src[0 * src_strd + 15 + (wd - col)]
SUB x5,x5,#1
SUB v17.16b, v16.16b , v17.16b //sign_up = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
AU1_SRC_LEFT_LOOP:
LDRB w8,[x7] //load the value and increment by src_strd
ADD x7,x7,x1
STRB w8,[x5,#1]! //store it in the stack pointer
SUBS x4,x4,#1 //decrement the loop count
BNE AU1_SRC_LEFT_LOOP
ADD x8,x0,x1 //I Iteration *pu1_src + src_strd
movi v18.16b, #0
MOV x4,x23 //I Loads pu1_avail
MOV x7,x12 //row count, move ht_tmp to x7
LD1 {v16.16b},[x8] //I pu1_next_row = vld1q_u8(pu1_src_cpy + src_strd)
LDRB w4,[x4,#2] //I pu1_avail[2]
LDRB w5,[x8,#16] //I pu1_src_cpy[src_strd + 16]
mov v18.8b[0], w5 //I pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0)
EXT v18.16b, v16.16b , v18.16b,#1 //I pu1_next_row_tmp = vextq_u8(pu1_next_row, pu1_next_row_tmp, 1)
CMP x4,#0 //I
BNE SIGN_UP_CHANGE_DONE //I
SIGN_UP_CHANGE:
SUB x2,x12,x7 //I ht_tmp - row
LDRB w11,[x0] //I pu1_src_cpy[0]
ADD x2,x14,x2 //I pu1_src_left_cpy[ht_tmp - row]
SUB x2,x2,#1
LDRB w5,[x2] //I load the value
ADD x2,x2,#1
SUBS x4,x11,x5 //I pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]
movn x20,#0
csel x4, x20, x4,LT //I
MOV x20,#1
csel x4, x20, x4,GT //I SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row])
mov v17.8b[0], w4 //I sign_up = sign_up = vsetq_lane_s8(SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]), sign_up, 0)
SIGN_UP_CHANGE_DONE:
cmhi v3.16b, v5.16b , v18.16b //I vcgtq_u8(pu1_cur_row, pu1_next_row_tmp)
ADD v24.16b, v0.16b , v17.16b //I edge_idx = vaddq_s8(const_2, sign_up)
cmhi v18.16b, v18.16b , v5.16b //I vcltq_u8(pu1_cur_row, pu1_next_row_tmp)
SUB v3.16b, v18.16b , v3.16b //I sign_down = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
ADD v24.16b, v24.16b , v3.16b //I edge_idx = vaddq_s8(edge_idx, sign_down)
TBL v18.16b, {v6.16b},v24.16b //I vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
// TBL v19.8b, {v6.16b},v25.8b //I vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
AND v18.16b, v18.16b , v1.16b //I edge_idx = vandq_s8(edge_idx, au1_mask)
NEG v17.16b, v3.16b //I sign_up = vnegq_s8(sign_down)
TBL v3.16b, {v7.16b},v18.16b //I offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
EXT v17.16b, v17.16b , v17.16b,#15 //I sign_up = vextq_s8(sign_up, sign_up, 15)
Uxtl v20.8h, v5.8b //I pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vmovl_u8(vget_low_u8(pu1_cur_row)))
// TBL v11.8b, {v7.16b},v19.8b //I offset = vtbl1_s8(offset_tbl, vget_high_s8(edge_idx))
SADDW v20.8h, v20.8h , v3.8b //I pi2_tmp_cur_row.val[0] = vaddw_s8(pi2_tmp_cur_row.val[0], offset)
SMAX v20.8h, v20.8h , v2.8h //I pi2_tmp_cur_row.val[0] = vmaxq_s16(pi2_tmp_cur_row.val[0], const_min_clip)
Uxtl2 v22.8h, v5.16b //I pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vmovl_u8(vget_high_u8(pu1_cur_row)))
UMIN v20.8h, v20.8h , v4.8h //I pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
mov v5.16b, v16.16b //I pu1_cur_row = pu1_next_row
SADDW2 v22.8h, v22.8h , v3.16b //I pi2_tmp_cur_row.val[1] = vaddw_s8(pi2_tmp_cur_row.val[1], offset)
xtn v20.8b, v20.8h //I vmovn_s16(pi2_tmp_cur_row.val[0])
SMAX v22.8h, v22.8h , v2.8h //I pi2_tmp_cur_row.val[1] = vmaxq_s16(pi2_tmp_cur_row.val[1], const_min_clip)
SUB x7,x7,#1 //I Decrement the ht_tmp loop count by 1
UMIN v22.8h, v22.8h , v4.8h //I pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip))
xtn2 v20.16b, v22.8h //I vmovn_s16(pi2_tmp_cur_row.val[1])
PU1_SRC_LOOP:
ST1 { v20.16b},[x0],x1 //I vst1q_u8(pu1_src_cpy, pu1_cur_row)
ADD x8,x0,x1 //II iteration *pu1_src + src_strd
LD1 {v16.16b},[x8] //II pu1_next_row = vld1q_u8(pu1_src_cpy + src_strd)
ADD x11,x8,x1 //III iteration *pu1_src + src_strd
LDRB w5,[x8,#16] //II pu1_src_cpy[src_strd + 16]
LD1 {v30.16b},[x11] //III pu1_next_row = vld1q_u8(pu1_src_cpy + src_strd)
LDRB w4,[x0] //II pu1_src_cpy[0]
LDRB w8,[x11,#16] //III pu1_src_cpy[src_strd + 16]
mov v28.8b[0], w5 //II pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0)
SUB x5,x12,x7 //II ht_tmp - row
EXT v22.16b, v16.16b , v28.16b,#1 //II pu1_next_row_tmp = vextq_u8(pu1_next_row, pu1_next_row_tmp, 1)
ADD x5,x14,x5 //II pu1_src_left_cpy[ht_tmp - row]
SUB x5,x5,#1
LDRB w5,[x5] //II load the value
mov v18.8b[0], w8 //III pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0)
SUB x7,x7,#1 //II Decrement the ht_tmp loop count by 1
SUBS x4,x4,x5 //II pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]
EXT v18.16b, v30.16b , v18.16b,#1 //III pu1_next_row_tmp = vextq_u8(pu1_next_row, pu1_next_row_tmp, 1)
LDRB w2,[x0,x1] //III pu1_src_cpy[0]
cmhi v24.16b, v5.16b , v22.16b //II vcgtq_u8(pu1_cur_row, pu1_next_row_tmp)
SUB x5,x12,x7 //III ht_tmp - row
movn x20,#0
csel x4, x20, x4,LT //II
cmhi v22.16b, v22.16b , v5.16b //II vcltq_u8(pu1_cur_row, pu1_next_row_tmp)
ADD x5,x14,x5 //III pu1_src_left_cpy[ht_tmp - row]
MOV x20,#1
csel x4, x20, x4,GT //II SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row])
SUB v24.16b, v22.16b , v24.16b //II sign_down = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
SUB x5,x5,#1
LDRB w5,[x5] //III load the value
SUBS x2,x2,x5 //III pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]
mov v17.8b[0], w4 //II sign_up = sign_up = vsetq_lane_s8(SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]), sign_up, 0)
movn x20,#0
csel x2, x20, x2,LT //III
cmhi v3.16b, v16.16b , v18.16b //III vcgtq_u8(pu1_cur_row, pu1_next_row_tmp)
MOV x20,#1
csel x2, x20, x2,GT //III SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row])
ADD v22.16b, v0.16b , v17.16b //II edge_idx = vaddq_s8(const_2, sign_up)
ADD v22.16b, v22.16b , v24.16b //II edge_idx = vaddq_s8(edge_idx, sign_down)
cmhi v18.16b, v18.16b , v16.16b //III vcltq_u8(pu1_cur_row, pu1_next_row_tmp)
TBL v22.16b, {v6.16b},v22.16b //II vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
NEG v17.16b, v24.16b //II sign_up = vnegq_s8(sign_down)
SUB v3.16b, v18.16b , v3.16b //III sign_down = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
// TBL v23.8b, {v6.16b},v23.8b //II vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
EXT v17.16b, v17.16b , v17.16b,#15 //II sign_up = vextq_s8(sign_up, sign_up, 15)
AND v22.16b, v22.16b , v1.16b //II edge_idx = vandq_s8(edge_idx, au1_mask)
mov v17.8b[0], w2 //III sign_up = sign_up = vsetq_lane_s8(SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]), sign_up, 0)
ADD v18.16b, v0.16b , v17.16b //III edge_idx = vaddq_s8(const_2, sign_up)
TBL v24.16b, {v7.16b},v22.16b //II offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
ADD v18.16b, v18.16b , v3.16b //III edge_idx = vaddq_s8(edge_idx, sign_down)
Uxtl v26.8h, v5.8b //II pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vmovl_u8(vget_low_u8(pu1_cur_row)))
TBL v18.16b, {v6.16b},v18.16b //III vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
NEG v17.16b, v3.16b //III sign_up = vnegq_s8(sign_down)
SADDW v26.8h, v26.8h , v24.8b //II pi2_tmp_cur_row.val[0] = vaddw_s8(pi2_tmp_cur_row.val[0], offset)
// TBL v19.8b, {v6.16b},v19.8b //III vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
EXT v17.16b, v17.16b , v17.16b,#15 //III sign_up = vextq_s8(sign_up, sign_up, 15)
AND v18.16b, v18.16b , v1.16b //III edge_idx = vandq_s8(edge_idx, au1_mask)
Uxtl v20.8h, v16.8b //III pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vmovl_u8(vget_low_u8(pu1_cur_row)))
SMAX v26.8h, v26.8h , v2.8h //II pi2_tmp_cur_row.val[0] = vmaxq_s16(pi2_tmp_cur_row.val[0], const_min_clip)
TBL v3.16b, {v7.16b},v18.16b //III offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
SADDW v20.8h, v20.8h , v3.8b //III pi2_tmp_cur_row.val[0] = vaddw_s8(pi2_tmp_cur_row.val[0], offset)
UMIN v26.8h, v26.8h , v4.8h //II pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
// TBL v25.8b, {v7.16b},v23.8b //II offset = vtbl1_s8(offset_tbl, vget_high_s8(edge_idx))
SMAX v20.8h, v20.8h , v2.8h //III pi2_tmp_cur_row.val[0] = vmaxq_s16(pi2_tmp_cur_row.val[0], const_min_clip)
Uxtl2 v28.8h, v5.16b //II pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vmovl_u8(vget_high_u8(pu1_cur_row)))
UMIN v20.8h, v20.8h , v4.8h //III pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
SADDW2 v28.8h, v28.8h , v24.16b //II pi2_tmp_cur_row.val[1] = vaddw_s8(pi2_tmp_cur_row.val[1], offset)
// TBL v11.8b, {v7.16b},v19.8b //III offset = vtbl1_s8(offset_tbl, vget_high_s8(edge_idx))
SMAX v28.8h, v28.8h , v2.8h //II pi2_tmp_cur_row.val[1] = vmaxq_s16(pi2_tmp_cur_row.val[1], const_min_clip)
UMIN v28.8h, v28.8h , v4.8h //II pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip))
Uxtl2 v18.8h, v16.16b //III pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vmovl_u8(vget_high_u8(pu1_cur_row)))
mov v5.16b, v30.16b //III pu1_cur_row = pu1_next_row
xtn v26.8b, v26.8h //II vmovn_s16(pi2_tmp_cur_row.val[0])
xtn2 v26.16b, v28.8h //II vmovn_s16(pi2_tmp_cur_row.val[1])
SADDW2 v18.8h, v18.8h , v3.16b //III pi2_tmp_cur_row.val[1] = vaddw_s8(pi2_tmp_cur_row.val[1], offset)
SMAX v18.8h, v18.8h , v2.8h //III pi2_tmp_cur_row.val[1] = vmaxq_s16(pi2_tmp_cur_row.val[1], const_min_clip)
xtn v20.8b, v20.8h //III vmovn_s16(pi2_tmp_cur_row.val[0])
SUB x7,x7,#1 //III Decrement the ht_tmp loop count by 1
UMIN v18.8h, v18.8h , v4.8h //III pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip))
CMP x7,#1 //III
ST1 { v26.16b},[x0],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row)
xtn2 v20.16b, v18.8h //III vmovn_s16(pi2_tmp_cur_row.val[1])
BGT PU1_SRC_LOOP //III If not equal jump to PU1_SRC_LOOP
BLT INNER_LOOP_DONE
ST1 { v20.16b},[x0],x1 //III vst1q_u8(pu1_src_cpy, pu1_cur_row)
ADD x8,x0,x1 //*pu1_src + src_strd
LDRB w2,[x0] //pu1_src_cpy[0]
LD1 {v16.16b},[x8] //pu1_next_row = vld1q_u8(pu1_src_cpy + src_strd)
LDRB w5,[x8,#16] //pu1_src_cpy[src_strd + 16]
SUB x11,x12,x7 //ht_tmp - row
mov v18.8b[0], w5 //pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0)
ADD x11,x14,x11 //pu1_src_left_cpy[ht_tmp - row]
SUB x11,x11,#1
LDRB w5,[x11] //load the value
ADD x11,x11,#1
EXT v18.16b, v16.16b , v18.16b,#1 //pu1_next_row_tmp = vextq_u8(pu1_next_row, pu1_next_row_tmp, 1)
SUBS x4,x2,x5 //pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]
cmhi v3.16b, v5.16b , v18.16b //vcgtq_u8(pu1_cur_row, pu1_next_row_tmp)
movn x20,#0
csel x4, x20, x4,LT
MOV x20,#1
csel x4, x20, x4,GT //SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row])
cmhi v18.16b, v18.16b , v5.16b //vcltq_u8(pu1_cur_row, pu1_next_row_tmp)
mov v17.8b[0], w4 //sign_up = sign_up = vsetq_lane_s8(SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]), sign_up, 0)
SUB v3.16b, v18.16b , v3.16b //sign_down = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
ADD v18.16b, v0.16b , v17.16b //edge_idx = vaddq_s8(const_2, sign_up)
ADD v18.16b, v18.16b , v3.16b //edge_idx = vaddq_s8(edge_idx, sign_down)
TBL v18.16b, {v6.16b},v18.16b //vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
NEG v17.16b, v3.16b //sign_up = vnegq_s8(sign_down)
// TBL v19.8b, {v6.16b},v19.8b //vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
EXT v17.16b, v17.16b , v17.16b,#15 //sign_up = vextq_s8(sign_up, sign_up, 15)
AND v18.16b, v18.16b , v1.16b //edge_idx = vandq_s8(edge_idx, au1_mask)
TBL v3.16b, {v7.16b},v18.16b //offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
Uxtl v20.8h, v5.8b //pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vmovl_u8(vget_low_u8(pu1_cur_row)))
// TBL v11.8b, {v7.16b},v19.8b //offset = vtbl1_s8(offset_tbl, vget_high_s8(edge_idx))
SADDW v20.8h, v20.8h , v3.8b //pi2_tmp_cur_row.val[0] = vaddw_s8(pi2_tmp_cur_row.val[0], offset)
SMAX v20.8h, v20.8h , v2.8h //pi2_tmp_cur_row.val[0] = vmaxq_s16(pi2_tmp_cur_row.val[0], const_min_clip)
Uxtl2 v5.8h, v5.16b //pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vmovl_u8(vget_high_u8(pu1_cur_row)))
UMIN v20.8h, v20.8h , v4.8h //pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
SADDW2 v5.8h, v5.8h , v3.16b //pi2_tmp_cur_row.val[1] = vaddw_s8(pi2_tmp_cur_row.val[1], offset)
SMAX v5.8h, v5.8h , v2.8h //pi2_tmp_cur_row.val[1] = vmaxq_s16(pi2_tmp_cur_row.val[1], const_min_clip)
xtn v20.8b, v20.8h //vmovn_s16(pi2_tmp_cur_row.val[0])
UMIN v5.8h, v5.8h , v4.8h //pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip))
xtn2 v20.16b, v5.8h //vmovn_s16(pi2_tmp_cur_row.val[1])
INNER_LOOP_DONE:
ADD x5,sp,#0x42 //*au1_src_left_tmp
ST1 { v20.16b},[x0],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row)
MOV x2,x21 //Loads *pu1_src_left
MOV x8,x17 //Loads ht
SUB x5,x5,#1
SUB x2,x2,#1
SRC_LEFT_LOOP:
LDRB w7,[x5,#1]! //au1_src_left_tmp[row]
SUBS x8,x8,#1
STRB w7,[x2,#1]! //pu1_src_left[row] = au1_src_left_tmp[row]
BNE SRC_LEFT_LOOP
SUB x6,x6,#16 //Decrement the wd loop count by 16
CMP x6,#8 //Check whether residue remains
BLT RE_ASSINING_LOOP //Jump to re-assigning loop
MOV x7,x16 //Loads wd
MOV x0,x15 //Loads *pu1_src
SUB x7,x7,x6
ADD x0,x0,x7
BGT WIDTH_LOOP_16 //If not equal jump to width_loop
BEQ WIDTH_RESIDUE //If residue remains jump to residue loop
WD_16_HT_4_LOOP:
MOV x7,x16 //Loads wd
MOV x5,x23 //Loads pu1_avail
CMP x6,x7 //col == wd
LDRb w20, [x5] //pu1_avail[0]
csel w8,w20,w8,EQ
MOV x20,#-1
csel x8, x20, x8,NE //au1_mask = vsetq_lane_s8(-1, au1_mask, 0)
mov v1.8b[0], w8 //au1_mask = vsetq_lane_s8((-1||pu1_avail[0]), au1_mask, 0)
CMP x6,#16 //if(col == 16)
BNE SKIP_AU1_MASK_VAL_WD_16_HT_4
LDRB w8,[x5,#1] //pu1_avail[1]
mov v1.16b[15], w8 //au1_mask = vsetq_lane_s8(pu1_avail[1], au1_mask, 15)
SKIP_AU1_MASK_VAL_WD_16_HT_4:
LDRB w8,[x5,#2] //pu1_avail[2]
CMP x8,#0
SUB x20,x0,x1 //pu1_src - src_strd
csel x8, x20, x8,EQ
csel x8, x3, x8,NE
SUB x8,x8,#1 //pu1_src_top_cpy - 1 || pu1_src - src_strd - 1
MOV x7,x16 //Loads wd
LD1 {v3.16b},[x8] //pu1_top_row = vld1q_u8(pu1_src - src_strd - 1) || vld1q_u8(pu1_src_top_cpy - 1)
ADD x3,x3,#16
ADD x5,sp,#0x42 //*au1_src_left_tmp
LD1 {v5.16b},[x0] //pu1_cur_row = vld1q_u8(pu1_src)
MOV x4,x17 //Loads ht
SUB x7,x7,x6 //(wd - col)
cmhi v17.16b, v5.16b , v3.16b //vcgtq_u8(pu1_cur_row, pu1_top_row)
MOV x8,x19 //Loads *pu1_src
ADD x7,x7,#15 //15 + (wd - col)
cmhi v16.16b, v3.16b , v5.16b //vcltq_u8(pu1_cur_row, pu1_top_row)
ADD x7,x8,x7 //pu1_src[0 * src_strd + 15 + (wd - col)]
SUB x5,x5,#1
SUB v17.16b, v16.16b , v17.16b //sign_up = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
AU1_SRC_LEFT_LOOP_WD_16_HT_4:
LDRB w8,[x7] //load the value and increment by src_strd
ADD x7,x7,x1
SUBS x4,x4,#1 //decrement the loop count
STRB w8,[x5,#1]! //store it in the stack pointer
BNE AU1_SRC_LEFT_LOOP_WD_16_HT_4
movi v18.16b, #0
MOV x7,x12 //row count, move ht_tmp to x7
PU1_SRC_LOOP_WD_16_HT_4:
ADD x8,x0,x1 //*pu1_src + src_strd
LD1 {v16.16b},[x8] //pu1_next_row = vld1q_u8(pu1_src_cpy + src_strd)
LDRB w5,[x8,#16] //pu1_src_cpy[src_strd + 16]
mov v18.8b[0], w5 //pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0)
EXT v18.16b, v16.16b , v18.16b,#1 //pu1_next_row_tmp = vextq_u8(pu1_next_row, pu1_next_row_tmp, 1)
CMP x7,x12
BLT SIGN_UP_CHANGE_WD_16_HT_4
MOV x5,x23 //Loads pu1_avail
LDRB w5,[x5,#2] //pu1_avail[2]
CMP x5,#0
BNE SIGN_UP_CHANGE_DONE_WD_16_HT_4
SIGN_UP_CHANGE_WD_16_HT_4:
LDRB w8,[x0] //pu1_src_cpy[0]
SUB x5,x12,x7 //ht_tmp - row
ADD x5,x14,x5 //pu1_src_left_cpy[ht_tmp - row]
SUB x5,x5,#1
LDRB w5,[x5] //load the value
SUBS x8,x8,x5 //pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]
movn x20,#0
csel x8, x20, x8,LT
MOV x20,#1
csel x8, x20, x8,GT //SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row])
mov v17.8b[0], w8 //sign_up = sign_up = vsetq_lane_s8(SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]), sign_up, 0)
SIGN_UP_CHANGE_DONE_WD_16_HT_4:
cmhi v20.16b, v5.16b , v18.16b //vcgtq_u8(pu1_cur_row, pu1_next_row_tmp)
cmhi v22.16b, v18.16b , v5.16b //vcltq_u8(pu1_cur_row, pu1_next_row_tmp)
SUB v24.16b, v22.16b , v20.16b //sign_down = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
ADD v26.16b, v0.16b , v17.16b //edge_idx = vaddq_s8(const_2, sign_up)
ADD v26.16b, v26.16b , v24.16b //edge_idx = vaddq_s8(edge_idx, sign_down)
TBL v26.16b, {v6.16b},v26.16b //vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
// TBL v27.8b, {v6.16b},v27.8b //vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
AND v26.16b, v26.16b , v1.16b //edge_idx = vandq_s8(edge_idx, au1_mask)
NEG v17.16b, v24.16b //sign_up = vnegq_s8(sign_down)
EXT v17.16b, v17.16b , v17.16b,#15 //sign_up = vextq_s8(sign_up, sign_up, 15)
TBL v24.16b, {v7.16b},v26.16b //offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
Uxtl v28.8h, v5.8b //pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vmovl_u8(vget_low_u8(pu1_cur_row)))
SADDW v28.8h, v28.8h , v24.8b //pi2_tmp_cur_row.val[0] = vaddw_s8(pi2_tmp_cur_row.val[0], offset)
SMAX v28.8h, v28.8h , v2.8h //pi2_tmp_cur_row.val[0] = vmaxq_s16(pi2_tmp_cur_row.val[0], const_min_clip)
UMIN v28.8h, v28.8h , v4.8h //pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
// TBL v25.8b, {v7.16b},v27.8b //offset = vtbl1_s8(offset_tbl, vget_high_s8(edge_idx))
Uxtl2 v30.8h, v5.16b //pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vmovl_u8(vget_high_u8(pu1_cur_row)))
SADDW2 v30.8h, v30.8h , v24.16b //pi2_tmp_cur_row.val[1] = vaddw_s8(pi2_tmp_cur_row.val[1], offset)
SMAX v30.8h, v30.8h , v2.8h //pi2_tmp_cur_row.val[1] = vmaxq_s16(pi2_tmp_cur_row.val[1], const_min_clip)
UMIN v30.8h, v30.8h , v4.8h //pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip))
xtn v28.8b, v28.8h //vmovn_s16(pi2_tmp_cur_row.val[0])
xtn2 v28.16b, v30.8h //vmovn_s16(pi2_tmp_cur_row.val[1])
ST1 { v28.16b},[x0],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row)
mov v5.16b, v16.16b //pu1_cur_row = pu1_next_row
SUBS x7,x7,#1 //Decrement the ht_tmp loop count by 1
BNE PU1_SRC_LOOP_WD_16_HT_4 //If not equal jump to PU1_SRC_LOOP_WD_16_HT_4
MOV x8,x17 //Loads ht
ADD x5,sp,#0x42 //*au1_src_left_tmp
MOV x2,x21 //Loads *pu1_src_left
SUB x5,x5,#1
SUB x2,x2,#1
SRC_LEFT_LOOP_WD_16_HT_4:
LDRB w7,[x5,#1]! //au1_src_left_tmp[row]
STRB w7,[x2,#1]! //pu1_src_left[row] = au1_src_left_tmp[row]
SUBS x8,x8,#1
BNE SRC_LEFT_LOOP_WD_16_HT_4
SUBS x6,x6,#16 //Decrement the wd loop count by 16
BLE RE_ASSINING_LOOP //Jump to re-assigning loop
WIDTH_RESIDUE:
MOV x7,x16 //Loads wd
MOV x5,x23 //Loads pu1_avail
CMP x6,x7 //wd_residue == wd
LDRb w20, [x5] //pu1_avail[0]
csel w8,w20,w8,EQ
MOV x20,#-1
csel x8, x20, x8,NE
mov v1.8b[0], w8 //au1_mask = vsetq_lane_s8(-1, au1_mask, 0)
LDRB w8,[x5,#1] //pu1_avail[1]
mov v1.8b[7], w8 //au1_mask = vsetq_lane_s8(pu1_avail[1], au1_mask, 15)
PU1_AVAIL_2_RESIDUE:
LDRB w11,[x5,#2] //pu1_avail[2]
LD1 {v5.16b},[x0] //pu1_cur_row = vld1q_u8(pu1_src)
CMP x11,#0
SUB x20,x0,x1 //pu1_src - src_strd
csel x8, x20, x8,EQ
csel x8, x3, x8,NE
SUB x8,x8,#1
ADD x5,sp,#0x42 //*au1_src_left_tmp
LD1 {v3.16b},[x8],#16 //pu1_top_row = vld1q_u8(pu1_src_top_cpy - 1)
MOV x7,x16 //Loads wd
MOV x4,x17 //Loads ht
cmhi v17.16b, v5.16b , v3.16b //vcgtq_u8(pu1_cur_row, pu1_top_row)
SUB x7,x7,#1 //(wd - 1)
MOV x8,x19 //Loads *pu1_src
cmhi v16.16b, v3.16b , v5.16b //vcltq_u8(pu1_cur_row, pu1_top_row)
SUB x5,x5,#1
ADD x7,x8,x7 //pu1_src[0 * src_strd + (wd - 1)]
SUB v17.16b, v16.16b , v17.16b //sign_up = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
AU1_SRC_LEFT_LOOP_RESIDUE:
LDRB w8,[x7] //load the value and increment by src_strd
ADD x7,x7,x1
SUBS x4,x4,#1 //decrement the loop count
STRB w8,[x5,#1]! //store it in the stack pointer
BNE AU1_SRC_LEFT_LOOP_RESIDUE
MOV x7,x12 //row count, move ht_tmp to x7
PU1_SRC_LOOP_RESIDUE:
movi v18.16b, #0
ADD x8,x0,x1 //*pu1_src + src_strd
LD1 {v16.16b},[x8] //pu1_next_row = vld1q_u8(pu1_src_cpy + src_strd)
LDRB w8,[x8,#16] //pu1_src_cpy[src_strd + 16]
mov v18.8b[0], w8 //pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0)
EXT v18.16b, v16.16b , v18.16b,#1 //pu1_next_row_tmp = vextq_u8(pu1_next_row, pu1_next_row_tmp, 1)
CMP x7,x12
BLT SIGN_UP_CHANGE_RESIDUE
MOV x5,x23 //Loads pu1_avail
LDRB w5,[x5,#2] //pu1_avail[2]
CMP x5,#0
BNE SIGN_UP_CHANGE_DONE_RESIDUE
SIGN_UP_CHANGE_RESIDUE:
LDRB w8,[x0] //pu1_src_cpy[0]
SUB x5,x12,x7 //ht_tmp - row
ADD x5,x14,x5
SUB x5,x5,#1
LDRB w5,[x5] //load the value
SUBS x8,x8,x5 //pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]
movn x20,#0
csel x8, x20, x8,LT
MOV x20,#1
csel x8, x20, x8,GT //SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row])
mov v17.8b[0], w8 //sign_up = sign_up = vsetq_lane_s8(SIGN(pu1_src_cpy[0] - pu1_src_left_cpy[ht_tmp - 1 - row]), sign_up, 0)
SIGN_UP_CHANGE_DONE_RESIDUE:
cmhi v20.16b, v5.16b , v18.16b //vcgtq_u8(pu1_cur_row, pu1_next_row_tmp)
cmhi v22.16b, v18.16b , v5.16b //vcltq_u8(pu1_cur_row, pu1_next_row_tmp)
SUB v24.16b, v22.16b , v20.16b //sign_down = vreinterpretq_s8_u8(vsubq_u8(cmp_lt, cmp_gt))
ADD v26.16b, v0.16b , v17.16b //edge_idx = vaddq_s8(const_2, sign_up)
ADD v26.16b, v26.16b , v24.16b //edge_idx = vaddq_s8(edge_idx, sign_down)
TBL v26.16b, {v6.16b},v26.16b //vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
// TBL v27.8b, {v6.16b},v27.8b //vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
AND v26.16b, v26.16b , v1.16b //edge_idx = vandq_s8(edge_idx, au1_mask)
NEG v17.16b, v24.16b //sign_up = vnegq_s8(sign_down)
EXT v17.16b, v17.16b , v17.16b,#15 //sign_up = vextq_s8(sign_up, sign_up, 15)
TBL v24.8b, {v7.16b},v26.8b //offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
Uxtl v28.8h, v5.8b //pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vmovl_u8(vget_low_u8(pu1_cur_row)))
SADDW v28.8h, v28.8h , v24.8b //pi2_tmp_cur_row.val[0] = vaddw_s8(pi2_tmp_cur_row.val[0], offset)
SMAX v28.8h, v28.8h , v2.8h //pi2_tmp_cur_row.val[0] = vmaxq_s16(pi2_tmp_cur_row.val[0], const_min_clip)
UMIN v28.8h, v28.8h , v4.8h //pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
xtn v30.8b, v28.8h //vmovn_s16(pi2_tmp_cur_row.val[0])
ST1 {v30.8b},[x0],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row)
mov v5.16b, v16.16b //pu1_cur_row = pu1_next_row
SUBS x7,x7,#1
BNE PU1_SRC_LOOP_RESIDUE
MOV x8,x17 //Loads ht
ADD x5,sp,#0x42 //*au1_src_left_tmp
MOV x2,x21 //Loads *pu1_src_left
SUB x5,x5,#1
SUB x2,x2,#1
SRC_LEFT_LOOP_RESIDUE:
LDRB w7,[x5,#1]! //au1_src_left_tmp[row]
SUBS x8,x8,#1
STRB w7,[x2,#1]! //pu1_src_left[row] = au1_src_left_tmp[row]
BNE SRC_LEFT_LOOP_RESIDUE
RE_ASSINING_LOOP:
MOV x8,x17 //Loads ht
MOV x7,x16 //Loads wd
MOV x0,x19 //Loads *pu1_src
SUB x8,x8,#1 //ht - 1
madd x6, x8, x1, x7 //wd - 1 + (ht - 1) * src_strd
STRB w9,[x0] //pu1_src_org[0] = u1_pos_0_0_tmp
MOV x4,x24 //Loads pu1_src_top_left
ADD x6,x0,x6 //pu1_src[wd - 1 + (ht - 1) * src_strd]
ADD x12,sp,#0x02
SUB x6,x6,#1
STRB w10,[x6] //pu1_src_org[wd - 1 + (ht - 1) * src_strd] = u1_pos_wd_ht_tmp
ADD x6,x6,#1
LDRB w11,[sp] //load u1_src_top_left_tmp from stack pointer
MOV x3,x22 //Loads pu1_src_top
STRB w11,[x4] //*pu1_src_top_left = u1_src_top_left_tmp
SRC_TOP_LOOP:
LD1 {v0.8b},[x12],#8 //pu1_src_top[col] = au1_src_top_tmp[col]
SUBS x7,x7,#8 //Decrement the width
ST1 {v0.8b},[x3],#8 //pu1_src_top[col] = au1_src_top_tmp[col]
BNE SRC_TOP_LOOP
END_LOOPS:
ADD sp,sp,#0xA0
// LDMFD sp!,{x4-x12,x15} //Reload the registers from SP
ldp x23, x24,[sp],#16
ldp x21, x22,[sp],#16
ldp x19, x20,[sp],#16
ret
|