summaryrefslogtreecommitdiffstats
path: root/common/armv8/ih264_inter_pred_luma_horz_hpel_vert_qpel_av8.s
blob: 3737e3f890ff502fab81d6d7c424b4b04656a2e0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
//******************************************************************************
//*
//* Copyright (C) 2015 The Android Open Source Project
//*
//* Licensed under the Apache License, Version 2.0 (the "License");
//* you may not use this file except in compliance with the License.
//* You may obtain a copy of the License at:
//*
//* http://www.apache.org/licenses/LICENSE-2.0
//*
//* Unless required by applicable law or agreed to in writing, software
//* distributed under the License is distributed on an "AS IS" BASIS,
//* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
//* See the License for the specific language governing permissions and
//* limitations under the License.
//*
//*****************************************************************************
//* Originally developed and contributed by Ittiam Systems Pvt. Ltd, Bangalore
//*/
///**
//******************************************************************************
//* @file
//*  ih264_inter_pred_luma_horz_hpel_vert_qpel_av8.s
//*
//* @brief
//*  Contains function definitions for inter prediction  interpolation.
//*
//* @author
//*  Mohit
//*
//* @par List of Functions:
//*
//*  - ih264_inter_pred_luma_horz_hpel_vert_qpel_av8()
//*
//* @remarks
//*  None
//*
//*******************************************************************************
//*/

///* All the functions here are replicated from ih264_inter_pred_filters.c
//

///**
///**
///**
//*******************************************************************************
//*
//* @brief
//*   This function implements a two stage cascaded six tap filter. It
//*    applies the six tap filter in the horizontal direction on the
//*    predictor values, followed by applying the same filter in the
//*    vertical direction on the output of the first stage. It then averages
//*    the output of the 1st stage and the output of the 2nd stage to obtain
//*    the quarter pel values. The six tap filtering operation is described
//*    in sec 8.4.2.2.1 titled "Luma sample interpolation process".
//*
//* @par Description:
//*     This function is called to obtain pixels lying at the following
//*    location (1/2,1/4) or (1/2,3/4). The function interpolates
//*    the predictors first in the horizontal direction and then in the
//*    vertical direction to output the (1/2,1/2). It then averages
//*      the output of the 2nd stage and (1/2,1/2) value to obtain (1/2,1/4)
//*       or (1/2,3/4) depending on the offset.
//*
//* @param[in] pu1_src
//*  UWORD8 pointer to the source
//*
//* @param[out] pu1_dst
//*  UWORD8 pointer to the destination
//*
//* @param[in] src_strd
//*  integer source stride
//*
//* @param[in] dst_strd
//*  integer destination stride
//*
//* @param[in] ht
//*  integer height of the array
//*
//* @param[in] wd
//*  integer width of the array
//*
//* @param[in] pu1_tmp: temporary buffer
//*
//* @param[in] dydx: x and y reference offset for qpel calculations
//*
//* @returns
//*
//* @remarks
//*  None
//*
//*******************************************************************************
//*/;

//void ih264_inter_pred_luma_horz_hpel_vert_qpel(UWORD8 *pu1_src,
//                                UWORD8 *pu1_dst,
//                                WORD32 src_strd,,
//                                WORD32 dst_strd,
//                                WORD32 ht,
//                                WORD32 wd,
//                                    UWORD8* pu1_tmp,
//                                  UWORD32 dydx)

//**************Variables Vs Registers*****************************************
//    x0 => *pu1_src
//    x1 => *pu1_dst
//    x2 =>  src_strd
//    x3 =>  dst_strd
//    x4 =>  ht
//    x5 =>  wd
//    x7 =>  dydx
//    x9 => *pu1_tmp

.text
.p2align 2
.include "ih264_neon_macros.s"



    .global ih264_inter_pred_luma_horz_hpel_vert_qpel_av8

ih264_inter_pred_luma_horz_hpel_vert_qpel_av8:


    // store register values to stack
    push_v_regs
    stp       x19, x20, [sp, #-16]!



    sub       x0, x0, x2, lsl #1        // pu1_src-2*src_strd
    sub       x0, x0, #2                // pu1_src-2

    mov       x9, x6

    lsr       x7, x7, #3                // dydx >> 2 followed by dydx & 0x3 and dydx>>1 to obtain the deciding bit

    add       x7, x7, #2
    mov       x6, #48
    madd      x7, x7, x6, x9

    subs      x12, x5, #4               //if wd=4 branch to loop_4
    beq       loop_4_start

    subs      x12, x5, #8               //if wd=8 branch to loop_8
    beq       loop_8_start

    //when  wd=16
    movi      v22.8h, #20               // Filter coeff 0x14 into Q11
    movi      v24.8h, #5                // Filter coeff 0x5  into Q12
    add       x8, x0, #8
    add       x14, x1, #8
    add       x10, x9, #8
    mov       x12, x4
    add       x11, x7, #8
loop_16_lowhalf_start:
    ld1       {v0.2s, v1.2s}, [x0], x2  // row -2 load for horizontal filter
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v6.8h, v0.8b, v5.8b

    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v6.8h, v8.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v8.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row -1 load for horizontal filter
    mls       v6.8h, v8.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v8.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v10.8h, v2.8b, v3.8b

    st1       {v6.4s}, [x9], x6         // store temp buffer 0

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v8.8h, v10.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v10.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 0 load for horizontal filter
    mls       v8.8h, v10.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v10.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v12.8h, v2.8b, v3.8b

    st1       {v8.4s}, [x9], x6         // store temp buffer 1

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v10.8h, v12.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v12.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 1 load for horizontal filter
    mls       v10.8h, v12.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v12.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v14.8h, v2.8b, v3.8b

    st1       {v10.4s}, [x9], x6        // store temp buffer 2

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v12.8h, v14.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v14.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 2 load for horizontal filter
    mls       v12.8h, v14.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v14.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v2.8b, v3.8b

    st1       {v12.4s}, [x9], x6        // store temp buffer 3

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v14.8h, v16.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v16.8h, v1.8b, v4.8b

    mls       v14.8h, v16.8h , v24.8h
loop_16_lowhalf:

    ld1       {v0.2s, v1.2s}, [x0], x2  // row 3 load for horizontal filter
    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v0.8b, v5.8b

    st1       {v14.4s}, [x9], x6        // store temp buffer 4

    uaddl     v18.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v16.8h, v18.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    add       v28.8h, v8.8h , v14.8h
    uaddl     v18.8h, v1.8b, v4.8b
    add       v30.8h, v10.8h , v12.8h
    mls       v16.8h, v18.8h , v24.8h
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 4 load for hoorizontal filter
    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v20.8h, v0.8b, v5.8b

    st1       {v16.4s}, [x9], x6        // store temp buffer x5

    saddl     v18.4s, v6.4h, v16.4h

    ld1       {v26.4s}, [x7], x6        // load from temp buffer 0

    saddl2    v6.4s, v6.8h, v16.8h

    sqrshrun  v26.8b, v26.8h, #5

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v28.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v28.8h, v24.8h
    uaddl     v2.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v20.8h, v2.8h , v22.8h
    sqrshrun  v18.4h, v18.4s, #10
    ext       v1.8b, v0.8b , v1.8b , #1
    sqrshrun  v19.4h, v6.4s, #10
    add       v28.8h, v10.8h , v16.8h
    uaddl     v2.8h, v1.8b, v4.8b
    add       v30.8h, v12.8h , v14.8h
    mls       v20.8h, v2.8h , v24.8h

    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]

    ld1       {v0.2s, v1.2s}, [x0], x2  // row 5 load for horizontal filter

    urhadd    v26.8b, v18.8b , v26.8b

    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2

    st1       {v20.4s}, [x9], x6        // store temp buffer x6

    saddl     v18.4s, v8.4h, v20.4h

    saddl2    v6.4s, v8.8h, v20.8h

    ld1       {v8.4s}, [x7], x6         //load from temp buffer 1


    st1       {v26.2s}, [x1], x3        // store row 0

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v28.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v28.8h, v24.8h

    sqrshrun  v28.8b, v8.8h, #5
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v0.8b, v5.8b
    uaddl     v2.8h, v2.8b, v3.8b
    sqrshrun  v18.4h, v18.4s, #10
    ext       v4.8b, v0.8b , v1.8b , #4
    sqrshrun  v19.4h, v6.4s, #10
    mla       v8.8h, v2.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    add       v26.8h, v12.8h , v20.8h
    uaddl     v2.8h, v1.8b, v4.8b
    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]
    add       v30.8h, v14.8h , v16.8h
    mls       v8.8h, v2.8h , v24.8h
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 6 load for horizontal filter

    urhadd    v28.8b, v28.8b , v18.8b

    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3

    st1       {v28.2s}, [x1], x3        // store row 1

    uaddl     v28.8h, v0.8b, v5.8b

    st1       {v8.4s}, [x9], x6         // store temp buffer x7

    saddl     v18.4s, v10.4h, v8.4h
    saddl2    v6.4s, v10.8h, v8.8h

    ld1       {v10.4s}, [x7], x6        // load from temp buffer 2

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v26.4h, v24.4h

    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v26.8h, v24.8h

    sqrshrun  v26.8b, v10.8h, #5

    uaddl     v2.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v28.8h, v2.8h , v22.8h
    sqrshrun  v18.4h, v18.4s, #10
    ext       v1.8b, v0.8b , v1.8b , #1
    sqrshrun  v19.4h, v6.4s, #10
    add       v10.8h, v14.8h , v8.8h
    uaddl     v2.8h, v1.8b, v4.8b
    add       v30.8h, v16.8h , v20.8h
    mls       v28.8h, v2.8h , v24.8h
    uqxtn     v27.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v27.2s[1], v19.2s[0]
    saddl     v18.4s, v12.4h, v28.4h
    saddl2    v6.4s, v12.8h, v28.8h

    urhadd    v26.8b, v26.8b , v27.8b

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v10.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v10.8h, v24.8h

    st1       {v26.2s}, [x1], x3        // store row 2

    st1       {v28.2s, v29.2s}, [x9]


    sqrshrun  v18.4h, v18.4s, #10

    mov       v10.16b, v20.16b
    mov       v11.16b, v21.16b
    ld1       {v30.4s}, [x7], x6        // load from temp buffer 3

    sqrshrun  v19.4h, v6.4s, #10
    subs      x4, x4, #4

    sqrshrun  v30.8b, v30.8h, #5

    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]

    mov       v12.16b, v8.16b
    mov       v13.16b, v9.16b
    mov       v6.16b, v14.16b
    mov       v7.16b, v15.16b

    urhadd    v30.8b, v18.8b , v30.8b

    mov       v8.16b, v16.16b
    mov       v9.16b, v17.16b
    mov       v14.16b, v28.16b
    mov       v15.16b, v29.16b

    st1       {v30.2s}, [x1], x3        // store row 3

    bgt       loop_16_lowhalf           // looping if height =16


loop_16_highhalf_start:
    ld1       {v0.2s, v1.2s}, [x8], x2
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v6.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v6.8h, v8.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v8.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x8], x2
    mls       v6.8h, v8.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v8.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v10.8h, v2.8b, v3.8b

    st1       {v6.4s}, [x10], x6

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v8.8h, v10.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v10.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x8], x2
    mls       v8.8h, v10.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v10.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v12.8h, v2.8b, v3.8b

    st1       {v8.4s}, [x10], x6

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v10.8h, v12.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v12.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x8], x2
    mls       v10.8h, v12.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v12.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v14.8h, v2.8b, v3.8b

    st1       {v10.4s}, [x10], x6

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v12.8h, v14.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v14.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x8], x2
    mls       v12.8h, v14.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v14.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v2.8b, v3.8b

    st1       {v12.4s}, [x10], x6

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v14.8h, v16.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v16.8h, v1.8b, v4.8b

    mls       v14.8h, v16.8h , v24.8h

loop_16_highhalf:

    ld1       {v0.2s, v1.2s}, [x8], x2
    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v0.8b, v5.8b

    st1       {v14.4s}, [x10], x6

    uaddl     v18.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v16.8h, v18.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    add       v28.8h, v8.8h , v14.8h
    uaddl     v18.8h, v1.8b, v4.8b
    add       v30.8h, v10.8h , v12.8h
    mls       v16.8h, v18.8h , v24.8h
    ld1       {v0.2s, v1.2s}, [x8], x2
    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v20.8h, v0.8b, v5.8b

    st1       {v16.4s}, [x10], x6

    saddl     v18.4s, v6.4h, v16.4h

    ld1       {v26.4s}, [x11], x6

    saddl2    v6.4s, v6.8h, v16.8h

    sqrshrun  v26.8b, v26.8h, #5

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v28.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v28.8h, v24.8h
    uaddl     v2.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v20.8h, v2.8h , v22.8h
    sqrshrun  v18.4h, v18.4s, #10
    ext       v1.8b, v0.8b , v1.8b , #1
    sqrshrun  v19.4h, v6.4s, #10
    add       v28.8h, v10.8h , v16.8h
    uaddl     v2.8h, v1.8b, v4.8b
    add       v30.8h, v12.8h , v14.8h
    mls       v20.8h, v2.8h , v24.8h
    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]
    ld1       {v0.2s, v1.2s}, [x8], x2

    urhadd    v26.8b, v18.8b , v26.8b

    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2

    st1       {v20.4s}, [x10], x6

    saddl     v18.4s, v8.4h, v20.4h
    saddl2    v6.4s, v8.8h, v20.8h

    ld1       {v8.4s}, [x11], x6


    st1       {v26.2s}, [x14], x3       //store row 0

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v28.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v28.8h, v24.8h
    sqrshrun  v28.8b, v8.8h, #5
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v0.8b, v5.8b
    uaddl     v2.8h, v2.8b, v3.8b
    sqrshrun  v18.4h, v18.4s, #10
    ext       v4.8b, v0.8b , v1.8b , #4
    sqrshrun  v19.4h, v6.4s, #10
    mla       v8.8h, v2.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    add       v26.8h, v12.8h , v20.8h
    uaddl     v2.8h, v1.8b, v4.8b
    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]
    add       v30.8h, v14.8h , v16.8h
    mls       v8.8h, v2.8h , v24.8h
    ld1       {v0.2s, v1.2s}, [x8], x2

    urhadd    v28.8b, v28.8b , v18.8b

    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3

    st1       {v28.2s}, [x14], x3       //store row 1

    uaddl     v28.8h, v0.8b, v5.8b

    st1       {v8.4s}, [x10], x6

    saddl     v18.4s, v10.4h, v8.4h
    saddl2    v6.4s, v10.8h, v8.8h

    ld1       {v10.4s}, [x11], x6

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v26.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v26.8h, v24.8h

    sqrshrun  v26.8b, v10.8h, #5
    uaddl     v2.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v28.8h, v2.8h , v22.8h
    sqrshrun  v18.4h, v18.4s, #10
    ext       v1.8b, v0.8b , v1.8b , #1
    sqrshrun  v19.4h, v6.4s, #10
    add       v10.8h, v14.8h , v8.8h
    uaddl     v2.8h, v1.8b, v4.8b
    add       v30.8h, v16.8h , v20.8h
    mls       v28.8h, v2.8h , v24.8h
    uqxtn     v27.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v27.2s[1], v19.2s[0]


    saddl     v18.4s, v12.4h, v28.4h
    saddl2    v6.4s, v12.8h, v28.8h

    urhadd    v26.8b, v26.8b , v27.8b

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v10.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v10.8h, v24.8h

    st1       {v26.2s}, [x14], x3       // store row 2

    st1       {v28.4s}, [x10]

    sqrshrun  v18.4h, v18.4s, #10
    mov       v10.16b, v20.16b
    mov       v11.16b, v21.16b
    ld1       {v30.4s}, [x11], x6

    sqrshrun  v19.4h, v6.4s, #10
    subs      x12, x12, #4

    sqrshrun  v30.8b, v30.8h, #5

    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]

    mov       v12.16b, v8.16b
    mov       v13.16b, v9.16b
    mov       v6.16b, v14.16b
    mov       v7.16b, v15.16b
    urhadd    v30.8b, v18.8b , v30.8b

    mov       v8.16b, v16.16b
    mov       v9.16b, v17.16b
    mov       v14.16b, v28.16b
    mov       v15.16b, v29.16b
    st1       {v30.2s}, [x14], x3       // store row 3

    bgt       loop_16_highhalf          // looping if height = 8 or 16
    b         end_func

loop_8_start:

    movi      v22.8h, #0x14             // Filter coeff 20 into Q11
    movi      v24.8h, #5                // Filter coeff 5  into Q12
    ld1       {v0.2s, v1.2s}, [x0], x2  // row -2 load for horizontal filter
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v6.8h, v0.8b, v5.8b

    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v6.8h, v8.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v8.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row -1 load for horizontal filter
    mls       v6.8h, v8.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v8.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v10.8h, v2.8b, v3.8b

    st1       {v6.4s}, [x9], x6         // store temp buffer 0

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v8.8h, v10.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v10.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 0 load for horizontal filter
    mls       v8.8h, v10.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v10.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v12.8h, v2.8b, v3.8b

    st1       {v8.4s}, [x9], x6         // store temp buffer 1

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v10.8h, v12.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v12.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 1 load for horizontal filter
    mls       v10.8h, v12.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v12.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v14.8h, v2.8b, v3.8b

    st1       {v10.4s}, [x9], x6        // store temp buffer 2

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v12.8h, v14.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v14.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 2 load for horizontal filter
    mls       v12.8h, v14.8h , v24.8h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v14.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v2.8b, v3.8b

    st1       {v12.4s}, [x9], x6        // store temp buffer 3

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v14.8h, v16.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v16.8h, v1.8b, v4.8b

    mls       v14.8h, v16.8h , v24.8h
loop_8:

    ld1       {v0.2s, v1.2s}, [x0], x2  // row 3 load for horizontal filter
    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v0.8b, v5.8b

    st1       {v14.4s}, [x9], x6        // store temp buffer 4

    uaddl     v18.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v16.8h, v18.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    add       v28.8h, v8.8h , v14.8h
    uaddl     v18.8h, v1.8b, v4.8b
    add       v30.8h, v10.8h , v12.8h
    mls       v16.8h, v18.8h , v24.8h
    ld1       {v0.2s, v1.2s}     , [x0], x2 // row 4 load for hoorizontal filter
    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v20.8h, v0.8b, v5.8b

    st1       {v16.4s}, [x9], x6        // store temp buffer x5

    saddl     v18.4s, v6.4h, v16.4h

    ld1       {v26.4s}, [x7], x6        // load from temp buffer 0

    saddl2    v6.4s, v6.8h, v16.8h

    sqrshrun  v26.8b, v26.8h, #5

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v28.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v28.8h, v24.8h
    uaddl     v2.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v20.8h, v2.8h , v22.8h
    sqrshrun  v18.4h, v18.4s, #10
    ext       v1.8b, v0.8b , v1.8b , #1
    sqrshrun  v19.4h, v6.4s, #10
    add       v28.8h, v10.8h , v16.8h
    uaddl     v2.8h, v1.8b, v4.8b
    add       v30.8h, v12.8h , v14.8h
    mls       v20.8h, v2.8h , v24.8h

    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]

    ld1       {v0.2s, v1.2s}, [x0], x2  // row 5 load for horizontal filter

    urhadd    v26.8b, v18.8b , v26.8b

    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2

    st1       {v20.4s}, [x9], x6        // store temp buffer x6

    saddl     v18.4s, v8.4h, v20.4h

    saddl2    v6.4s, v8.8h, v20.8h

    ld1       {v8.4s}, [x7], x6         //load from temp buffer 1


    st1       {v26.2s}, [x1], x3        // store row 0

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v28.4h, v24.4h



    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v28.8h, v24.8h

    sqrshrun  v28.8b, v8.8h, #5

    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v0.8b, v5.8b
    uaddl     v2.8h, v2.8b, v3.8b
    sqrshrun  v18.4h, v18.4s, #10
    ext       v4.8b, v0.8b , v1.8b , #4
    sqrshrun  v19.4h, v6.4s, #10
    mla       v8.8h, v2.8h , v22.8h
    ext       v1.8b, v0.8b , v1.8b , #1
    add       v26.8h, v12.8h , v20.8h
    uaddl     v2.8h, v1.8b, v4.8b


    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]

    add       v30.8h, v14.8h , v16.8h
    mls       v8.8h, v2.8h , v24.8h
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 6 load for horizontal filter

    urhadd    v28.8b, v28.8b , v18.8b

    ext       v5.8b, v0.8b , v1.8b , #5
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3

    st1       {v28.2s}, [x1], x3        // store row 1

    uaddl     v28.8h, v0.8b, v5.8b

    st1       {v8.4s}, [x9], x6         // store temp buffer x7

    saddl     v18.4s, v10.4h, v8.4h
    saddl2    v6.4s, v10.8h, v8.8h

    ld1       {v10.4s}, [x7], x6        // load from temp buffer 2

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v26.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v26.8h, v24.8h

    sqrshrun  v26.8b, v10.8h, #5
    uaddl     v2.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v28.8h, v2.8h , v22.8h
    sqrshrun  v18.4h, v18.4s, #10
    ext       v1.8b, v0.8b , v1.8b , #1
    sqrshrun  v19.4h, v6.4s, #10
    add       v10.8h, v14.8h , v8.8h
    uaddl     v2.8h, v1.8b, v4.8b
    add       v30.8h, v16.8h , v20.8h
    mls       v28.8h, v2.8h , v24.8h

    uqxtn     v27.8b, v18.8h
    uqxtn     v19.8b, v19.8h

    mov       v27.2s[1], v19.2s[0]

    saddl     v18.4s, v12.4h, v28.4h
    saddl2    v6.4s, v12.8h, v28.8h

    urhadd    v26.8b, v26.8b , v27.8b

    smlal     v18.4s, v30.4h, v22.4h
    smlsl     v18.4s, v10.4h, v24.4h
    smlal2    v6.4s, v30.8h, v22.8h
    smlsl2    v6.4s, v10.8h, v24.8h

    st1       {v26.2s}, [x1], x3        // store row 2

    st1       {v28.2s, v29.2s}, [x9]


    sqrshrun  v18.4h, v18.4s, #10
    mov       v10.16b, v20.16b
    mov       v11.16b, v21.16b
    ld1       {v30.4s}, [x7], x6        // load from temp buffer 3

    sqrshrun  v19.4h, v6.4s, #10
    subs      x4, x4, #4

    sqrshrun  v30.8b, v30.8h, #5


    uqxtn     v18.8b, v18.8h
    uqxtn     v19.8b, v19.8h
    mov       v18.2s[1], v19.2s[0]


    mov       v12.16b, v8.16b
    mov       v13.16b, v9.16b
    mov       v6.16b, v14.16b
    mov       v7.16b, v15.16b

    urhadd    v30.8b, v18.8b , v30.8b
    mov       v8.16b, v16.16b
    mov       v9.16b, v17.16b
    mov       v14.16b, v28.16b
    mov       v15.16b, v29.16b
    st1       {v30.2s}, [x1], x3        // store row 3

    bgt       loop_8                    //if height =8 or 16  loop
    b         end_func

loop_4_start:
    movi      v22.8h, #20               // Filter coeff 20 into D22
    movi      v23.8h, #5                // Filter coeff 5  into D23

    ld1       {v0.2s, v1.2s}, [x0], x2  //row -2 load
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v6.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v8.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v6.4h, v8.4h , v22.4h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v8.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row -1 load
    mls       v6.4h, v8.4h , v23.4h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v8.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v10.8h, v2.8b, v3.8b

    st1       {v6.2s}, [x9], x6         // store temp buffer 0

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v8.4h, v10.4h , v22.4h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v10.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 0 load
    mls       v8.4h, v10.4h , v23.4h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v10.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v12.8h, v2.8b, v3.8b

    st1       {v8.2s}, [x9], x6         // store temp buffer 1

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v10.4h, v12.4h , v22.4h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v12.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 1 load
    mls       v10.4h, v12.4h , v23.4h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v12.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v14.8h, v2.8b, v3.8b

    st1       {v10.2s}, [x9], x6        // store temp buffer 2

    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v12.4h, v14.4h , v22.4h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v14.8h, v1.8b, v4.8b
    ld1       {v0.2s, v1.2s}, [x0], x2  // row 2 load
    mls       v12.4h, v14.4h , v23.4h
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v14.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v16.8h, v2.8b, v3.8b
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v14.4h, v16.4h , v22.4h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v16.8h, v1.8b, v4.8b

    st1       {v12.2s}, [x9], x6        // store temp buffer 3

    mls       v14.4h, v16.4h , v23.4h

loop_4:

    ld1       {v0.2s, v1.2s}, [x0], x2  // row 3 load
    ext       v5.8b, v0.8b , v1.8b , #5
    uaddl     v16.8h, v0.8b, v5.8b
    ext       v2.8b, v0.8b , v1.8b , #2
    ext       v3.8b, v0.8b , v1.8b , #3
    uaddl     v18.8h, v2.8b, v3.8b
    st1       {v14.2s}, [x9], x6        // store temp buffer 4
    ext       v4.8b, v0.8b , v1.8b , #4
    mla       v16.4h, v18.4h , v22.4h
    ext       v1.8b, v0.8b , v1.8b , #1
    uaddl     v18.8h, v1.8b, v4.8b
    add       v2.4h, v10.4h , v12.4h
    mls       v16.4h, v18.4h , v23.4h
    add       v3.4h, v8.4h , v14.4h
    ld1       {v18.2s, v19.2s}, [x0], x2 // row 4 load
    ext       v25.8b, v18.8b , v19.8b , #5
    uaddl     v26.8h, v18.8b, v25.8b
    ext       v20.8b, v18.8b , v19.8b , #2

    st1       {v16.2s}, [x9], x6        // store temp buffer 5

    saddl     v0.4s, v6.4h, v16.4h
    smlal     v0.4s, v2.4h, v22.4h
    ext       v21.8b, v18.8b , v19.8b , #3
    uaddl     v28.8h, v20.8b, v21.8b
    ext       v24.8b, v18.8b , v19.8b , #4
    smlsl     v0.4s, v3.4h, v23.4h
    mla       v26.4h, v28.4h , v22.4h
    ext       v19.8b, v18.8b , v19.8b , #1
    uaddl     v28.8h, v19.8b, v24.8b
    add       v2.4h, v12.4h , v14.4h
    mls       v26.4h, v28.4h , v23.4h
    sqrshrun  v0.4h, v0.4s, #0xa
    add       v3.4h, v10.4h , v16.4h
    ld1       {v18.2s, v19.2s}, [x0], x2 // row 5 load
    ext       v25.8b, v18.8b , v19.8b , #5
    uqxtn     v11.8b, v0.8h
    uaddl     v28.8h, v18.8b, v25.8b

    st1       {v26.2s}, [x9], x6        // store temp buffer 6

    //Q3 available here
    ld1       {v6.2s}, [x7], x6         // load from temp buffer 0
    ld1       {v7.2s}, [x7], x6         // load from temp buffer 1

    sqrshrun  v9.8b, v6.8h, #5
    sqrshrun  v7.8b, v7.8h, #5
    mov       v9.2s[1], v7.2s[0]

    ext       v20.8b, v18.8b , v19.8b , #2

    saddl     v0.4s, v8.4h, v26.4h
    smlal     v0.4s, v2.4h, v22.4h
    ext       v21.8b, v18.8b , v19.8b , #3
    uaddl     v6.8h, v20.8b, v21.8b
    ext       v24.8b, v18.8b , v19.8b , #4
    smlsl     v0.4s, v3.4h, v23.4h
    mla       v28.4h, v6.4h , v22.4h
    ext       v19.8b, v18.8b , v19.8b , #1
    uaddl     v6.8h, v19.8b, v24.8b
    add       v2.4h, v14.4h , v16.4h
    mls       v28.4h, v6.4h , v23.4h
    sqrshrun  v0.4h, v0.4s, #0xa
    add       v3.4h, v12.4h , v26.4h
    ld1       {v18.2s, v19.2s}, [x0], x2 // row 6 load
    ext       v25.8b, v18.8b , v19.8b , #5
    uqxtn     v13.8b, v0.8h

    trn1      v11.2s, v11.2s, v13.2s
    trn2      v13.2s, v11.2s, v13.2s
    saddl     v0.4s, v10.4h, v28.4h
    urhadd    v9.8b, v9.8b , v11.8b

    st1       {v28.2s}, [x9], x6        // store temp buffer 7

    smlal     v0.4s, v2.4h, v22.4h
    uaddl     v30.8h, v18.8b, v25.8b

    st1       {v9.s}[0], [x1], x3       // store row 0

    ext       v20.8b, v18.8b , v19.8b , #2

    st1       {v9.s}[1], [x1], x3       // store row 1

    ext       v21.8b, v18.8b , v19.8b , #3
    smlsl     v0.4s, v3.4h, v23.4h
    uaddl     v8.8h, v20.8b, v21.8b
    ext       v24.8b, v18.8b , v19.8b , #4
    mla       v30.4h, v8.4h , v22.4h
    ext       v19.8b, v18.8b , v19.8b , #1
    uaddl     v8.8h, v19.8b, v24.8b
    sqrshrun  v0.4h, v0.4s, #0xa
    add       v2.4h, v16.4h , v26.4h
    mls       v30.4h, v8.4h , v23.4h
    uqxtn     v4.8b, v0.8h

    add       v3.4h, v14.4h , v28.4h


    saddl     v0.4s, v12.4h, v30.4h

    st1       {v30.2s}, [x9]

    smlal     v0.4s, v2.4h, v22.4h

    ld1       {v8.2s}, [x7], x6         // load from temp buffer 2
    ld1       {v9.2s}, [x7], x6         // load from temp buffer 3
    smlsl     v0.4s, v3.4h, v23.4h
    subs      x4, x4, #4

    sqrshrun  v10.8b, v8.8h, #5
    sqrshrun  v9.8b, v9.8h, #5
    mov       v10.2s[1], v9.2s[0]

    mov       v12.8b, v28.8b

    sqrshrun  v0.4h, v0.4s, #0xa
    mov       v6.8b, v14.8b
    mov       v8.8b, v16.8b

    uqxtn     v5.8b, v0.8h

    trn1      v4.2s, v4.2s, v5.2s
    trn2      v5.2s, v4.2s, v5.2s
    urhadd    v4.8b, v4.8b , v10.8b
    mov       v10.8b, v26.8b
    mov       v14.8b, v30.8b

    st1       {v4.s}[0], [x1], x3       // store row 2
    st1       {v4.s}[1], [x1], x3       // store row 3

    bgt       loop_4

end_func:
           //Restoring registers from stack
    ldp       x19, x20, [sp], #16
    pop_v_regs
    ret