aboutsummaryrefslogtreecommitdiffstats
path: root/src/vfs/ste/cg29xx/ant_driver_defines.h
blob: 238782bc0c5ac5947889169752c0f00b17f1908f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
/*
 * ANT Stack
 *
 * Copyright 2011 Dynastream Innovations
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
/*******************************************************************************\
*
*   FILE NAME:      ant_driver_defines.h
*
*   BRIEF:
*       This file defines constants for the ST-E CG29XX implementation
*
*
\*******************************************************************************/

#ifndef __VFS_PRERELEASE_H
#define __VFS_PRERELEASE_H

#define ANT_CHIP_NAME                        "ST-E CG29XX"

#define ANT_COMMANDS_DEVICE_NAME             "/dev/cg2900_antradio_cmd"
#define ANT_DATA_DEVICE_NAME                 "/dev/cg2900_antradio_data"

// TODO Must define ANT_IOCTL_RESET to value driver is expecting
#define ANT_IOCTL_RESET                      _IO('H', 160)

// -----------------------------------------
// |         Header       | Data |  Footer  |
// |----------------------|-----------------|
// |Optional| Data | Opt. | ...  | Optional |
// | Opcode | Size | Sync |      | Checksum |

#define ANT_HCI_OPCODE_SIZE                  0
#define ANT_HCI_SIZE_SIZE                    1

#define ANT_HCI_SYNC_SIZE                    0
#define ANT_HCI_CHECKSUM_SIZE                0

#define ANT_MESG_FLOW_CONTROL                ((ANT_U8)0xC9)

#define ANT_FLOW_GO                          ((ANT_U8)0x00)

// ---------------------- Not chip specific

#define ANT_HCI_HEADER_SIZE                  ((ANT_HCI_OPCODE_SIZE) + (ANT_HCI_SIZE_SIZE) + (ANT_HCI_SYNC_SIZE))

#define ANT_HCI_OPCODE_OFFSET                0
#define ANT_HCI_SIZE_OFFSET                  ((ANT_HCI_OPCODE_OFFSET) + (ANT_HCI_OPCODE_SIZE))
#define ANT_HCI_SYNC_OFFSET                  ((ANT_HCI_SIZE_OFFSET) + (ANT_HCI_SIZE_SIZE))
#define ANT_HCI_DATA_OFFSET                  (ANT_HCI_HEADER_SIZE)

#define ANT_FLOW_STOP                        ((ANT_U8)0x80)
#define ANT_FLOW_GO_WAIT_TIMEOUT_SEC         10

#endif /* ifndef __VFS_PRERELEASE_H */