diff options
| author | John Kessenich <johnkslang@users.noreply.github.com> | 2019-11-20 07:41:17 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-11-20 07:41:17 -0700 |
| commit | 204cd131c42b90d129073719f2766293ce35c081 (patch) | |
| tree | 48a85a05b6d777d8a4619477e208601c4e5f2d97 | |
| parent | af64a9e826bf5bb5fcd2434dd71be1e41e922563 (diff) | |
| parent | e0adad52b74f26382c6d6545e12b0da51e0a774b (diff) | |
| download | platform_external_shaderc_spirv-headers-204cd131c42b90d129073719f2766293ce35c081.tar.gz platform_external_shaderc_spirv-headers-204cd131c42b90d129073719f2766293ce35c081.tar.bz2 platform_external_shaderc_spirv-headers-204cd131c42b90d129073719f2766293ce35c081.zip | |
Merge pull request #134 from Tobski/patch-1
Reserve a new block of 64 opcodes
| -rw-r--r-- | include/spirv/spir-v.xml | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/include/spirv/spir-v.xml b/include/spirv/spir-v.xml index 523460d..bcffd61 100644 --- a/include/spirv/spir-v.xml +++ b/include/spirv/spir-v.xml @@ -111,6 +111,7 @@ <ids type="opcode" start="5696" end="5823" vendor="Intel" comment="Contact ben.ashbaugh@intel.com"/> <ids type="opcode" start="5824" end="5951" vendor="Intel" comment="Contact michael.kinsner@intel.com"/> <ids type="opcode" start="5952" end="6015" vendor="Codeplay" comment="Contact victor@codeplay.com"/> + <ids type="opcode" start="6016" end="6079" vendor="Khronos" comment="Contact @tobski"/> <!-- Opcodes & enumerants reservable for future use. To get a block, allocate multiples of 64 starting at the lowest available point in this block and add a corresponding <ids> tag immediately above. Make @@ -119,7 +120,7 @@ <!-- Example new block: <ids type="opcode" start="XXXX" end="XXXX+64n-1" vendor="Add vendor" comment="Contact TBD"/> --> - <ids type="opcode" start="6016" end="4294967295" comment="Opcode range reservable for future use by vendors"/> + <ids type="opcode" start="6080" end="4294967295" comment="Opcode range reservable for future use by vendors"/> <!-- SECTION: SPIR-V Loop Control Bit Reservations --> |