<feed xmlns='http://www.w3.org/2005/Atom'>
<title>platform_external_libffi/src/riscv, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.
</subtitle>
<link rel='alternate' type='text/html' href='https://git.replicant.us/mirrors/AOSP/platform_external_libffi/'/>
<entry>
<title>RISC-V go closures</title>
<updated>2018-08-09T13:41:17+00:00</updated>
<author>
<name>Andreas Schwab</name>
<email>schwab@suse.de</email>
</author>
<published>2018-08-09T10:12:29+00:00</published>
<link rel='alternate' type='text/html' href='https://git.replicant.us/mirrors/AOSP/platform_external_libffi/commit/?id=4cb776bc8075332d2f3e59f51785d621fcda48f6'/>
<id>4cb776bc8075332d2f3e59f51785d621fcda48f6</id>
<content type='text'>
This implements go closures for RISC-V.  It has been tested on
riscv64-suse-linux and against the libgo testsuite.
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
This implements go closures for RISC-V.  It has been tested on
riscv64-suse-linux and against the libgo testsuite.
</pre>
</div>
</content>
</entry>
<entry>
<title>New RISC-V port (#281)</title>
<updated>2018-03-11T12:55:15+00:00</updated>
<author>
<name>Stef O'Rear</name>
<email>sorear2@gmail.com</email>
</author>
<published>2018-03-11T12:55:15+00:00</published>
<link rel='alternate' type='text/html' href='https://git.replicant.us/mirrors/AOSP/platform_external_libffi/commit/?id=3840d49aaa831d649b1597518a2903dfed0d57f3'/>
<id>3840d49aaa831d649b1597518a2903dfed0d57f3</id>
<content type='text'>
* Add RISC-V support

This patch adds support for the RISC-V architecture (https://riscv.org).

This patch has been tested using QEMU user-mode emulation and GCC 7.2.0
in the following configurations:

* -march=rv32imac -mabi=ilp32
* -march=rv32g -mabi=ilp32d
* -march=rv64imac -mabi=lp64
* -march=rv64g -mabi=lp64d

The ABI currently can be found at
https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md .

* Add RISC-V to README

* RISC-V: fix configure.host
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
* Add RISC-V support

This patch adds support for the RISC-V architecture (https://riscv.org).

This patch has been tested using QEMU user-mode emulation and GCC 7.2.0
in the following configurations:

* -march=rv32imac -mabi=ilp32
* -march=rv32g -mabi=ilp32d
* -march=rv64imac -mabi=lp64
* -march=rv64g -mabi=lp64d

The ABI currently can be found at
https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md .

* Add RISC-V to README

* RISC-V: fix configure.host
</pre>
</div>
</content>
</entry>
</feed>
