aboutsummaryrefslogtreecommitdiffstats
path: root/maintainers.rst
Commit message (Collapse)AuthorAgeFilesLines
* Merge pull request #1623 from MISL-EBU-System-SW/a3700-supportAntonio Niño Díaz2018-11-011-1/+1
|\ | | | | Add support for Armada 3700 and COMPHY porting layer
| * tools: Move doimage to marvell folder for future add-onsKonstantin Porotchkin2018-10-221-1/+1
| | | | | | | | | | | | | | Move doimage utility from toos/doimage to tools/marvell/doimage. This is done for supporting mode Marvell tools in the future. Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
* | docs: gxbb: Add documentationAntonio Nino Diaz2018-10-261-0/+8
|/ | | | | Change-Id: Ie2465c1ccc482bd8eb5e5a71c580543095e4ba94 Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
* rcar-gen3: initial commit for the rcar-gen3 boardsJorge Ramirez-Ortiz2018-10-171-0/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Reference code: ============== rar_gen3: IPL and Secure Monitor Rev1.0.22 https://github.com/renesas-rcar/arm-trusted-firmware [rcar_gen3] Author: Takuya Sakata <takuya.sakata.wz@bp.renesas.com> Date: Thu Aug 30 21:26:41 2018 +0900 Update IPL and Secure Monitor Rev1.0.22 General Information: =================== This port has been tested on the Salvator-X Soc_id r8a7795 revision ES1.1 (uses an SPD). Build Tested: ------------- ATFW_OPT="LSI=H3 RCAR_DRAM_SPLIT=1 RCAR_LOSSY_ENABLE=1" MBEDTLS_DIR=$mbedtls $ make clean bl2 bl31 rcar PLAT=rcar ${ATFW_OPT} SPD=opteed Other dependencies: ------------------ * mbed_tls: git@github.com:ARMmbed/mbedtls.git [devel] Merge: 68dbc94 f34a4c1 Author: Simon Butcher <simon.butcher@arm.com> Date: Thu Aug 30 00:57:28 2018 +0100 * optee_os: https://github.com/BayLibre/optee_os Until it gets merged into OP-TEE, the port requires Renesas' Trusted Environment with a modification to support power management. Author: Jorge Ramirez-Ortiz <jramirez@baylibre.com> Date: Thu Aug 30 16:49:49 2018 +0200 plat-rcar: cpu-suspend: handle the power level Signed-off-by: Jorge Ramirez-Ortiz <jramirez@baylibre.com> * u-boot: The port has beent tested using mainline uboot. Author: Fabio Estevam <festevam@gmail.com> Date: Tue Sep 4 10:23:12 2018 -0300 *linux: The port has beent tested using mainline kernel. Author: Linus Torvalds <torvalds@linux-foundation.org> Date: Sun Sep 16 11:52:37 2018 -0700 Linux 4.19-rc4 Overview --------- BOOTROM starts the cpu at EL3; In this port BL2 will therefore be entered at this exception level (the Renesas' ATF reference tree [1] resets into EL1 before entering BL2 - see its bl2.ld.S) BL2 initializes DDR (and i2c to talk to the PMIC on some platforms) before determining the boot reason (cold or warm). During suspend all CPUs are switched off and the DDR is put in backup mode (some kind of self-refresh mode). This means that BL2 is always entered in a cold boot scenario. Once BL2 boots, it determines the boot reason, writes it to shared memory (BOOT_KIND_BASE) together with the BL31 parameters (PARAMS_BASE) and jumps to BL31. To all effects, BL31 is as if it is being entered in reset mode since it still needs to initialize the rest of the cores; this is the reason behind using direct shared memory access to BOOT_KIND_BASE and PARAMS_BASE instead of using registers to get to those locations (see el3_common_macros.S and bl31_entrypoint.S for the RESET_TO_BL31 use case). Depending on the boot reason BL31 initializes the rest of the cores: in case of suspend, it uses a MBOX memory region to recover the program counters. [1] https://github.com/renesas-rcar/arm-trusted-firmware Tests ----- * cpuidle ------- enable kernel's cpuidle arm_idle driver and boot * system suspend -------------- $ cat suspend.sh #!/bin/bash i2cset -f -y 7 0x30 0x20 0x0F read -p "Switch off SW23 and press return " foo echo mem > /sys/power/state * cpu hotplug: ------------ $ cat offline.sh #!/bin/bash nbr=$1 echo 0 > /sys/devices/system/cpu/cpu$nbr/online printf "ONLINE: " && cat /sys/devices/system/cpu/online printf "OFFLINE: " && cat /sys/devices/system/cpu/offline $ cat online.sh #!/bin/bash nbr=$1 echo 1 > /sys/devices/system/cpu/cpu$nbr/online printf "ONLINE: " && cat /sys/devices/system/cpu/online printf "OFFLINE: " && cat /sys/devices/system/cpu/offline Signed-off-by: ldts <jramirez@baylibre.com>
* add Marvell tools to maintained sources listKonstantin Porotchkin2018-10-071-0/+1
| | | | | | Declate Marvell's ownership on tools/doimage Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
* maintainers: Correct github username for nariman to npoushinNariman Poushin2018-10-031-2/+2
| | | | Signed-off-by: Nariman Poushin <nariman.poushin@linaro.org>
* allwinner: add I2C glue driverIcenowy Zheng2018-09-071-0/+1
| | | | | | | | | Allwinner 64-bit SoCs all use the Mentor Graphics MI2CV I2C controller core, with inverted clear quirk. Add a glue driver for this. Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
* maintainers: Add entries for imx7/WaARP7 and associated shared codeBryan O'Donoghue2018-09-041-0/+15
| | | | | | | This patch adds me to various maintainer activities in the ATF tree associated with the NXP i.MX7 generally and WaARP7 in particular. Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org>
* maintainers: Update maintainer for sgi/sgm platformsNariman Poushin2018-08-291-0/+10
|
* maintainers: add drivers folders for STM32MP1Yann Gautier2018-08-281-0/+2
| | | | | | | | Folders drivers/st/ and include/drivers/st/ are added in maintainers.rst, under STM32MP1 platform port. This will allow notifications for the files modified there. Signed-off-by: Yann Gautier <yann.gautier@st.com>
* doc/maintainers: remove emmc frameworkHaojian Zhuang2018-08-101-2/+0
| | | | | | Remove emmc framework from maintain list. Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
* Update list of maintainers for STM32MP1Yann Gautier2018-07-241-0/+11
| | | | Signed-off-by: Yann Gautier <yann.gautier@st.com>
* Merge pull request #1450 from MISL-EBU-System-SW/marvell-support-v6danh-arm2018-07-191-0/+9
|\ | | | | Marvell support for Armada 8K SoC family
| * maintainers: Add Marvell to maintainers listKonstantin Porotchkin2018-07-181-0/+9
| | | | | | | | Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
* | maintainers: allwinner: add missing link to github pageAndre Przywara2018-07-041-0/+1
| | | | | | | | | | | | | | | | A proper link to Samuel's github page was missing. Add this to make the link actually work. Change-Id: I68b116935bf045df60b2e9309b5fd58a1c694d47 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
* | allwinner: Add Samuel as second maintainerAndre Przywara2018-06-281-0/+2
|/ | | | | | | As Samuel contributed most of the original code and he has an interest in that, add him as a second maintainer for the Allwinner port. Signed-off-by: Andre Przywara <andre.przywara@arm.com>
* maintainers: Modify format of fileAntonio Nino Diaz2018-06-281-178/+156
| | | | | | | | | | | | | | | | The previous format was not very practical and hard to parse by scripts. The current format is easier as it uses more tokens that can be identified by scripts, while maintaining a reasonably good result when it is rendered. Some maintainers maintain more than one subsystem but they were all part of the same entry. In cases like this the entry has been split into two to clarify what file belongs to which subsystem. The list of maintainers of the Trusted Firmware has been updated. Change-Id: I4be2d527c5171e8d2d86fb49e45e1d9dbcbd2d80 Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
* maintainers.rst: separate maintainership of uniphier and synquacerMasahiro Yamada2018-06-231-1/+1
| | | | | | | Socionext has multiple product lines. The UniPhier is not the only platform any more. Correct the maintainership. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
* synquacer: Add platform makefile and documentationSumit Garg2018-06-211-0/+11
| | | | | | | | | | | | | Add Makefile and plaform definations file. My thanks to Daniel Thompson and Ard Biesheuvel for the bits and pieces I've taken from their earlier work regarding build and deploy steps for Developerbox based on Synquacer SoCs. They deserve much of the credit for this work although, since I assembled and tested things, any blame is probably mine. Signed-off-by: Sumit Garg <sumit.garg@linaro.org> Tested-by: Daniel Thompson <daniel.thompson@linaro.org> Tested-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
* ti: k3: Setup initial files for platformNishanth Menon2018-06-191-0/+11
| | | | | | | | | | | | | | | | Create the baseline Makefile, platform definitions file and platform specific assembly macros file. This includes first set of constants for the platform including cache sizes and linker format and a stub for BL31 and the basic memory layout K3 SoC family of processors do not use require a BL1 or BL2 binary, since such functions are provided by an system controller on the SoC. This lowers the burden of ATF to purely managing the local ARM cores themselves. Signed-off-by: Benjamin Fair <b-fair@ti.com> Signed-off-by: Nishanth Menon <nm@ti.com> Signed-off-by: Andrew F. Davis <afd@ti.com>
* Merge pull request #1410 from Anson-Huang/masterDimitris Papastamos2018-06-191-0/+10
|\ | | | | Add NXP's i.MX8QX and i.MX8QM SoC support
| * Support for NXP's i.MX8QX SoCAnson Huang2018-06-191-0/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | NXP's i.MX8QX is an ARMv8 SoC with 4 Cortex-A35 cores and system controller (Cortex-M4) inside, documentation can be found in below link: https://www.nxp.com/products/processors-and-microcontrollers/ applications-processors/i.mx-applications-processors/i.mx-8-processors:IMX8-SERIES This patch adds support for booting up SMP linux kernel (v4.9). Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
* | allwinner: Add Allwinner A64 supportSamuel Holland2018-06-151-0/+11
|/ | | | | | | | | | | | | The Allwinner A64 SoC is quite popular on single board computers. It comes with four Cortex-A53 cores in a singe cluster and the usual peripherals for set-top box/tablet SoC. The ATF platform target is called "sun50i_a64". [Andre: adapted to amended directory layout, removed unneeded definitions ] Signed-off-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
* layerscape: Initial TF-A support for LS1043ardbJiafei Pan2018-04-101-0/+10
| | | | | | | | | | | | | | | | | | | | | | This patch introduce TF-A support for NXP's ls1043a platform. more details information of ls1043a chip and ls1043ardb board can be found at docs/plat/ls1043a.rst. Boot sequence on ls1043a is: bootrom loads bl1 firstly, then bl1 loads bl2, bl2 will load bl31, bl32 and bl33, bl31 will boot bl32(tee os) and bl33(u-boot or uefi), bl33 boot Linux kernel. Now TF-A on ls1043ardb platform has the following features in this patch: * Support boot from Nor flash. * TF-A can boot bl33 which runs in el2 of non-secure world. * TF-A boot OPTee OS. * Support PSCI Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Signed-off-by: Chenyin.Ha <Chenyin.Ha@nxp.com> Signed-off-by: Chenhui Zhao <chenhui.zhao@nxp.com> Signed-off-by: jiaheng.fan <jiaheng.fan@nxp.com> Signed-off-by: Wen He <wen.he_1@nxp.com>
* Update Arm TF references to TF-ADan Handley2018-03-151-5/+5
| | | | | | | | | | | | Update Arm Trusted Firmware references in the upstream documents to Trusted Firmware-A (TF-A). This is for consistency with and disambiguation from Trusted Firmware-M (TF-M). Also update other Arm trademarks, e.g. ARM->Arm, ARMv8->Armv8-A. Change-Id: I8bb0e18af29c6744eeea2dc6c08f2c10b20ede22 Signed-off-by: Dan Handley <dan.handley@arm.com> Signed-off-by: David Cunado <david.cunado@arm.com>
* maintainers.rst: Add maintainer for plat PoplarVictor Chong2018-02-071-4/+15
| | | | Signed-off-by: Victor Chong <victor.chong@linaro.org>
* Miscellaneous fixes to maintainers.rstDan Handley2017-12-061-9/+23
| | | | | | | | | | | | | * Update the RockChip sub-maintainer from rkchrome to rockchip-linux in maintainers.rst. * Add missing documentation files and change extensions from `md` to `rst`. * Add sub-maintainer for Socionext UniPhier platform. Change-Id: I7f498316acb0f7947c6432dbe14988e61a8903fe Co-Authored-By: Antonio Nino Diaz <antonio.ninodiaz@arm.com> Signed-off-by: Dan Handley <dan.handley@arm.com>
* Merge pull request #1177 from sivadur/masterdavidcunado-arm2017-12-061-2/+2
|\ | | | | Update Xilinx maintainer details
| * Update Xilinx maintainer detailsSiva Durga Prasad Paladugu2017-11-301-2/+2
| | | | | | | | | | | | | | | | This patch updates Xilinx maintainers details as sorenb is no more the maintainer for xilinx and the email id is invalid now. Signed-off-by: Siva Durga Prasad Paladugu <sivadur@xilinx.com>
* | rpi3: Introduce AArch64 Raspberry Pi 3 portAntonio Nino Diaz2017-12-011-0/+10
|/ | | | | | | | | | | | | This port can be compiled to boot an AArch64 or AArch32 payload with the build option `RPI3_BL33_AARCH32`. Note: This is not a secure port of the Trusted Firmware. This port is only meant to be a reference implementation to experiment with an inexpensive board in real hardware. Change-Id: Ide58114299289bf765ef1366199eb05c46f81903 Co-authored-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
* ARMv7 target is driven by ARM_ARCH_MAJOR==7Etienne Carriere2017-11-081-0/+6
| | | | | | | | | | | | | | | | | External build environment shall sets directive ARM_ARCH_MAJOR to 7 to specify a target ARMv7-A core. As ARM-TF expects AARCH to be set, ARM_ARCH_MAJOR==7 mandates AARCH=aarch32. The toolchain target architecture/cpu is delegated after the platform configuration is parsed. Platform shall define target core through ARM_CORTEX_A<x>=yes, <x> being 5, 7, 9, 12, 15 and/or 17. Platform can bypass ARM_CORTEX_A<x>=yes directive and provide straight the toolchain target directive through MARCH32_DIRECTIVE. Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
* Convert documentation to reStructuredTextDouglas Raillard2017-06-291-0/+102
Due to recent issues in the rendering of the documentation on GitHub and some long-standing issues like the lack of automatic table of content in Markdown, the documentation has been converted to reStructuredText. Basic constructs looks pretty similar to Markdown. Automatically convert GitHub markdown documentation to reStructuredText using pandoc. Change-Id: If20b695acedc6d1b49c8d9fb64efd6b6ba23f4a9 Signed-off-by: Douglas Raillard <douglas.raillard@arm.com>
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-14 21:17:16 +0000