aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Errata workarounds N1 1043202, 1315703 default offlaurenw-arm2020-01-231-2/+2
* Merge "spm-mm: correcting instructions to build SPM for FVP" into integrationManish Pandey2020-01-231-2/+2
|\
| * spm-mm: correcting instructions to build SPM for FVPManish Pandey2020-01-231-2/+2
|/
* Merge "plat/arm: Add support for SEPARATE_NOBITS_REGION" into integrationMark Dykes2020-01-223-4/+40
|\
| * plat/arm: Add support for SEPARATE_NOBITS_REGIONMadhukar Pappireddy2020-01-213-4/+40
* | Merge "Changes necessary to support SEPARATE_NOBITS_REGION feature" into inte...Mark Dykes2020-01-224-10/+17
|\|
| * Changes necessary to support SEPARATE_NOBITS_REGION featureMadhukar Pappireddy2020-01-214-10/+17
|/
* Merge "FDT helper functions: Fix MISRA issues" into integrationSandrine Bailleux2020-01-221-6/+9
|\
| * FDT helper functions: Fix MISRA issuesAndre Przywara2020-01-221-6/+9
* | Merge changes from topic "add-versal-soc-support" into integrationSoby Mathew2020-01-2227-87/+2394
|\ \
| * | plat: xilinx: Move pm_client.h to common directoryTejas Patel2020-01-152-30/+7
| * | plat: xilinx: versal: Make silicon default build targetSiva Durga Prasad Paladugu2020-01-152-2/+2
| * | xilinx: versal: Wire silicon default setupSiva Durga Prasad Paladugu2020-01-151-0/+6
| * | versal: Increase OCM memory size for DEBUG buildsVenkatesh Yadav Abbarapu2020-01-151-1/+1
| * | plat: xilinx: versal: Dont set IOU switch clockSiva Durga Prasad Paladugu2020-01-152-7/+0
| * | arm64: versal: Adjust cpu clock for versal virtualSiva Durga Prasad Paladugu2020-01-151-1/+1
| * | xilinx: versal: Add support for PM_GET_OPERATING_CHARACTERISTIC EEMI callSaeed Nowshadi2020-01-154-0/+42
| * | plat: versal: Add Get_ChipID APIRavi Patel2020-01-154-0/+28
| * | plat: xilinx: versal: Add load Pdi API supportJolly Shah2020-01-154-0/+36
| * | xilinx: versal: Add feature check APIRavi Patel2020-01-154-4/+88
| * | xilinx: versal: Implement set wakeup source for clientTejas Patel2020-01-152-0/+118
| * | plat: xilinx: versal: Add GET_CALLBACK_DATA functionRajan Vaja2020-01-153-0/+28
| * | xilinx: versal: Add PSCI APIs for system shutdown & resetSaeed Nowshadi2020-01-154-1/+62
| * | xilinx: versal: Add PSCI APIs for suspend/resumeTejas Patel2020-01-158-3/+175
| * | xilinx: versal: Remove no_pmc ops to ON power domainTejas Patel2020-01-151-36/+15
| * | xilinx: versal: Add set wakeup source APITejas Patel2020-01-154-0/+25
| * | xilinx: versal: Add client wakeup APITejas Patel2020-01-152-0/+41
| * | xilinx: versal: Add query data APITejas Patel2020-01-154-1/+33
| * | xilinx: versal: Add request wakeup APITejas Patel2020-01-154-0/+35
| * | xilinx: versal: Add PM_INIT_FINALIZE API for versalTejas Patel2020-01-152-0/+4
| * | xilinx: versal: Add support of PM_GET_TRUSTZONE_VERSION APITejas Patel2020-01-152-0/+10
| * | xilinx: versal: enable ipi mailbox serviceWendy Liang2020-01-152-0/+12
| * | xilinx: move ipi mailbox svc to xilinx commonWendy Liang2020-01-153-5/+9
| * | plat: xilinx: versal: Implement PM IOCTL APITejas Patel2020-01-154-0/+56
| * | xilinx: versal: Implement power down/restart related EEMI APITejas Patel2020-01-154-0/+52
| * | xilinx: versal: Add SMC handler for EEMI APITejas Patel2020-01-153-0/+212
| * | xilinx: versal: Implement PLL related PM APIsTejas Patel2020-01-153-0/+85
| * | xilinx: versal: Implement clock related PM APIsTejas Patel2020-01-153-0/+135
| * | xilinx: versal: Implement pin control related PM APIsTejas Patel2020-01-153-0/+122
| * | xilinx: versal: Implement reset related PM APIsTejas Patel2020-01-153-0/+39
| * | xilinx: versal: Implement device related PM APIsTejas Patel2020-01-153-0/+103
| * | xilinx: versal: Add support for suspend related APIsTejas Patel2020-01-156-0/+198
| * | xilinx: versal: Add get_api_version supportTejas Patel2020-01-154-0/+67
| * | xilinx: Add support to send PM API to PMC using IPI for versalTejas Patel2020-01-1513-3/+554
| * | plat: xilinx: versal: Move versal_def.h to include directoryTejas Patel2020-01-153-5/+4
| * | plat: xilinx: versal: Move versal_private.h to include directoryTejas Patel2020-01-156-20/+14
| * | plat: xilinx: zynqmp: Use GIC framework for warm restartSiva Durga Prasad Paladugu2020-01-153-5/+12
* | | Merge "Set lld as the default linker for Clang builds" into integrationSandrine Bailleux2020-01-222-5/+18
|\ \ \ | |_|/ |/| |
| * | Set lld as the default linker for Clang buildsAmbroise Vincent2020-01-172-6/+19
* | | Merge "Replace dts includes with C preprocessor syntax" into integrationManish Pandey2020-01-2116-32/+32
|\ \ \
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-05 14:32:38 +0000