aboutsummaryrefslogtreecommitdiffstats
path: root/scatter.scat
blob: c6c8b467721a8ab194d957ffbb7b18b1f67cce70 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
;;  Copyright ARM Ltd 2005. All rights reserved.

ROM_LOAD 0x2000
{

    ROM_EXEC 0x2000
    {
        init.o (CortexA8, +First)     ; Create Translation Table
        * (InRoot$$Sections)          ; this section must be in a root region
    }

    I-TCM 0x30000 FIXED ; 0x1E000     ; built at 0x100 to avoid vector space
    {                                 ; assumes 32K I-TCM

        * (+RO)                       ; any remaining code inc C lib.
    }

    D-TCM 0x230000 FIXED ; 0x40000            ; 8 Kb of D-TCM used for RW/ZI
    {
        * (+RW,+ZI)
    }

    HEAP 0x4E0000 EMPTY 0x100000 {}   ; 8Kb Heap follows direcly after RW/ZI

    STACK 0x300000 EMPTY -0x8000 {}   ; 32KB Stack, starts after DTCM block.

    TTB 0x20000 EMPTY 0x4000 {}       ; place translation table at 0x28000, 16Kb required

}