1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
# Copyright (c) 2014 STMicroelectronics
# Written by Christophe Lyon
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.
# This Makefile is aimed at helping GCC validation, for ARM and
# AArch64 targets.
# For example:
# $ make -f Makefile.gcc clean
# $ make -f Makefile.gcc CC.gccarm=/path/to/gcc check
# Note that this will use qemu-system-arm as execution engine which
# may not be what you want.
# Alternatively:
# $ make -f Makefile.gcc clean
# $ make -f Makefile.gcc CC.gccarm=/path/to/gcc compute_ref.gccarm
# $ /path/to/qemu -L /path/to/sysroot/lib compute_ref.gccarm
# $ diff stm-arm-neon.gccarm ref-rvct-neon.txt
CPU=cortex-a9
# GCC/ARM cross compiler
CC.gccarm := arm-none-eabi-gcc
CFLAGS.gccarm := -g -Wall -mcpu=$(CPU) -mfloat-abi=hard -mfpu=neon -Wno-unused-variable -Wno-unused-function -ffast-math
LD.gccarm := $(CC.gccarm)
LDFLAGS.gccarm := $(CFLAGS.gccarm)
# List of validated intrinsics
REFNAMES = vld1 vadd vld1_lane vld1_dup vdup vget_high vget_low \
vqdmlal_lane vqdmlsl_lane vext vshrn_n vset_lane vget_lane \
vqsub vqdmulh_lane vqdmull vqdmlal vqdmlsl vceq vcge vcle \
vcgt vclt vbsl vshl vldX vdup_lane vrshrn_n vqdmull_lane \
vst1_lane vqshl vqshl_n vqrshrn_n vsub vqadd vabs vqabs \
vcombine vmax vmin vneg vqneg vmlal vmlal_lane vmlsl \
vmlsl_lane vmovl vmovn vmull vmull_lane vrev vrshl vshl_n \
vshr_n vsra_n vtrn vuzp vzip vreinterpret vqdmulh vqrdmulh \
vqrdmulh_lane vqrshl vaba vabal vabd vabdl vand vorr vorn \
veor vbic vcreate vldX_lane vldX_dup vmla vmls vmul \
vmul_lane vmul_n vmull_n vqdmulh_n vqdmull_n vqrdmulh_n \
vmla_lane vmls_lane vmla_n vmls_n vmlal_n vmlsl_n vqdmlal_n \
vqdmlsl_n vsri_n vsli_n vtst vaddhn vraddhn vaddl vaddw \
vhadd vrhadd vhsub vsubl vsubw vsubhn vrsubhn vmvn vqmovn \
vqmovun vrshr_n vrsra_n vshll_n vpaddl vpadd vpadal \
vqshlu_n vclz vcls vcnt vqshrn_n vpmax vpmin vqshrun_n \
vqrshrun_n vstX_lane vtbX vrecpe vrsqrte vcage vcagt vcale \
vcalt vrecps vrsqrts vcvt
REFLIST = $(addprefix ref_, $(REFNAMES))
REFNAMES_INT = integer dsp dspfns
REFLIST_INT = $(addprefix ref_, $(REFNAMES_INT))
all: ref-gccarm
check: check-gccarm
# Building reference files with GCC/ARM. Link with GCC/ld.
REFOBJS.gccarm = $(addsuffix .gccarm.o, $(REFLIST))
REFGCCARM=stm-arm-neon.gccarm
ref-gccarm: $(REFGCCARM)
check-gccarm: $(REFGCCARM)
diff $(REFGCCARM) ref-rvct-neon.txt
SIM=qemu-system-arm
SIMFLAGS=-cpu $(CPU) -semihosting -nographic -kernel
$(REFGCCARM): compute_ref.gccarm
$(SIM) $(SIMFLAGS) $^
compute_ref.gccarm: compute_ref.gccarm.o $(REFOBJS.gccarm)
$(LD.gccarm) $(LDFLAGS.gccarm) $^ -o $@
compute_ref.gccarm.o: %.gccarm.o: %.c
$(CC.gccarm) $(CFLAGS.gccarm) -c $^ -o $@ -DREFFILE=\"$(REFGCCARM)\" -DGCCTESTS_FILE=\"expected_input4gcc.txt\"
ref_%.gccarm.o: ref_%.c stm-arm-neon-ref.h
$(CC.gccarm) $(CFLAGS.gccarm) -c $< -o $@
# Use '*' rather than '%' in these rules:
# - using '%' does not make them add to the implicit rules above (they
# are different rules, only the 1st one matches)
# - they are needed only when the target already exists, so the
# wildcard matches when needed.
# - if the target does not already exist, the implicit rules apply.
ref_vadd.*.o ref_vsub.*.o ref_vand.*.o ref_vbic.*.o ref_veor.*.o ref_vorn.*.o ref_vorr.*.o: ref_v_binary_op.c
ref_vqadd.*.o ref_vqsub.*.o: ref_v_binary_sat_op.c
ref_vabs.*.o ref_vneg.*.o ref_vmvn.*.o: ref_v_unary_op.c
ref_vqabs.*.o ref_vqneg.*.o: ref_v_unary_sat_op.c
ref_vceq.*.o ref_vcge.*.o ref_vcle.*.o ref_vcgt.*.o ref_vclt.*.o: ref_v_comp_op.c
ref_vhadd.*.o ref_vrhadd.*.o ref_vhsub.*.o ref_vmin.*.o: ref_vmax.c
ref_vmls.*.o: ref_vmla.c
ref_vmls_lane.*.o: ref_vmla_lane.c
ref_vmls_n.*.o: ref_vmla_n.c
ref_vmlsl.*.o: ref_vmlal.c
ref_vmlsl_lane.*.o: ref_vmlal_lane.c
ref_vmlsl_n.*.o: ref_vmlal_n.c
ref_vqdmlsl.*.o: ref_vqdmlal.c
ref_vqdmlsl_lane.*.o: ref_vqdmlal_lane.c
ref_vqdmlsl_n.*.o: ref_vqdmlal_n.c
ref_vtrn.*.o ref_vzip.*.o: ref_vuzp.c
ref_vsli_n.*.o ref_vsri_n.*.o: ref_vsXi_n.c
ref_vsli_n.*.o: ref_vsli_n.c
ref_vsri_n.*.o: ref_vsri_n.c
ref_vraddhn.*.o ref_vsubhn.*.o ref_vrsubhn.*.o: ref_vaddhn.c
ref_vsubl.*.o: ref_vaddl.c
ref_vsubw.*.o: ref_vaddw.c
ref_vcage.*.o ref_vcale.*.o ref_vcagt.*.o ref_vcalt.*.o: ref_v_comp_f_op.c
clean:
rm -f *.o *.log
|
